Audio Codec; Figure 5-4 Msc8101 To Codec Connection; Table 5-7. Cs4221 Programming - Motorola MSC8101 ADS User Manual

Motorola msc8101 ads motorola metrowerks user's manual
Table of Contents

Advertisement

ethernet transceiver may be Disabled / Enabled at any time via the MII's MDIO port.
The LXT970 is able to interrupt the MSC8101, this via IRQ7~ line. This line is shared also with the
CPM expansion connectors. Therefore, any tool that is connect to IRQ7 or IRQ6~ for that matter,
should drive these lines only with an Open Drain buffer.
5•8•3

Audio CODEC

The CS4221 is a highly integrated, high performance, 24-bit, audio CODEC providing stereo ADC
and stereo DAC converters using delta-sigma conversion techniques.The device operates from a
single +5V power supply and provides digital interface 3.3V.
Control for the functions available on the CODEC device over SPI port of the MSC8101.
External crystal must be equal 11.289MHz for master mode with sample rate frequency Fs equal
to 44.1kHz.
The chip controlled by CODEC_EN bit in BCSR1/1. To enable CODEC device operation the
CODEC_EN bit should be set to zero (default setting).

FIGURE 5-4 MSC8101 to CODEC connection.

MSC8101
CPM
5•8•3•1
CS4221 Programming
After power-up the CODEC device needs to be initialized over SPI port of the CPM. The pulldown
resistor on SDOUT pin causes the part operates in Clock Master Mode. To communicate with the
CS4221 the chip address field must be '001000'. The control register contains eight bytes which
are selected by memory address pointer of three LSB. The programming values are shown in
TABLE 5-7. "CS4221 Programming"
Byte
Function
Num.
1
ADC Control
2
DAC Control
3,4
OUT
Attenuator
Data
5
DSP Mode
MOTOROLA
Freescale Semiconductor, Inc.
Functional Description
To Exp. Connector
6
BCSR1/1
CODECENb
TDMA1
U22
HRESET
on MCC1
CLK1
CLK2
L1TSYNC
L1RSYNC
L1TXD
L1RXD
P.D.*
* Master Mode select
below:

TABLE 5-7. CS4221 Programming

Value
'0'
'0/60'
'00'
'0F'
MSC8101ADS RevB User's Manual
For More Information On This Product,
Go to: www.freescale.com
CS4221
AINL+/-
RST
SCLK
AINR+/-
LRCK
SDIN
SDOUT
AONL+/-
AONR+/-
XTI XTO
SPI pins
2
To SPI port
11.289MHz
CPM
Meaning:
Default. Normal mode. High Pass Filter active
Default/Both channels are muted
Default. No attention.
44.1 kHz de-emphasis setting, I/O serial data format is
right justified 20 bit
MIC
Input
Line
Input
To stereo
Amp.
51

Advertisement

Table of Contents
loading

Table of Contents