Bcsr2 - Board Control / Status Register 2; Table 5-11. Peripheral's Availability Decoding; Table 5-12. Bcsr2 Description - Motorola MSC8101 ADS User Manual

Motorola msc8101 ads motorola metrowerks user's manual
Table of Contents

Advertisement

TABLE 5-11. Peripheral's Availability Decoding.

Enable to:
CODEC
channels
channel
a. Power-on default mode is enable for CODEC and disable for the
5•11•3

BCSR2 - Board Control / Status Register 2

BCSR2 is a status register which is accessed as word at offset 8 from the BCSR base address.
Its a Read-Only register which may be read at any time. BCSR2's various fields are described in
TABLE 5-12. "BCSR2 Description" on page 58
BIT
MNEMONIC
0 - 7
TSTAT(0:7)
8 - 11
TOOLREV(0:3)
12 - 15
EXTTOLI(0:3)
a
16 - 17
SWOPT(0:1)
18
HOSTCFG
19
B64_32
58
Freescale Semiconductor, Inc.
Functional Description
FETHIEN
T1_1EN
1.4
a
x
T1/E1
1
2-4
FETH
0
T1/E1
x
1
rest peripherals.

TABLE 5-12. BCSR2 Description

Tool Status (0:7). This field is reserved for external tool status report. The
exact meaning of each bit within this field is tool unique and therefore will be
documented separately per each tool. These signals are available at the
System Expansion connector.
Tool Revision (0:3). This field may contains the revision code of an
external tool connected to the ADS. The various combinations of this field
will be described per each tool user's manual. These signals are available
at the System Expansion connector.
External Tools Identification. These lines, which are available at the CPM
expansion connectors, are intended to serve as tools' identifier. On-board S/
W may check these lines to detect The presence of various tools (h/w
expansions) at the CPM Expansion connectors. For the external tools'
codes
and
their
associated
"EXTOOLI(0:3) Assignment" on page 61
Software Option (0:1). Two bits shows the state of a dedicated dip-
switches providing an option to manually change a program flow.
Host Configuration Set. This is high when the MSC8101 is configured for
PPC bus Normal Mode, if low - Host I/F is enable.
Data Bus 64/32 bit. This line is connected to address mux switch for
manually setting the PPC bus width. When it is high the PPC bus is 64-bit
width, if low - 32-bit width.
MSC8101ADS RevB User's Manual
For More Information On This Product,
Go to: www.freescale.com
BCSR Control Bits
T1_234EN
0.3
0.4
x
x
x
0
x
x
0
x
Function
combinations
see
.
CODEC_EN
1.1
0
x
x
1
DEF
SET
-
-
-
TABLE
5-16.
0
1
1
MOTOROLA
ATT.
R
R
R
R
R
R

Advertisement

Table of Contents
loading

Table of Contents