Table of Contents
Advertisement
I
Priority
pmN~
~--
~N'"u'l
Function
c-----
~gnal Nam~~
36
M32
IN
Clock mpuI 32MHz, 200 raster
- - -
- -- -
37
FS
OUT
I
GraphIc DRAM address multiplexer SIgnal (H,gh order 8 bItS (AD8 AD15J flow :t'der 3 h "
(ADO AD7] select sIgnal)
- -
-~
- -
~
-
38
DSP2
OUT
DIsplay tIming sIgnal (In the CSP 2, the signal BLINK from GDC2.s delayed by 2 collor Intervals to
I--- - -
I---~~
-
-
--
39
CAS:!
OUT
- - - ----
40
Vcc
IN
CSP 2 Block Diagram
I<A~I
1)1'11
M3~
\140
1<,\40
Vlll2
H'-.'
?
RI "2
\I I J
\liJ
creale th.s sIgnal)
GraphIc D RAM CAS (COLUMN ADDRESS SELECT) s.gnal
(Line address seleclton)
--
+5V supply
S-RAM'" CG
control 51gnal
generator
Cl
L
- -
III
-
'"
ill
.<:
::<
V
r---
PR
t--~
f---t
I--
~
!:5
I--i
GDC' '"
2'~
r+
~;u·~~~lm811-
~
,,<;
f---t
charltCter
0 _
display clock
f-t
~~
generator
~:
'"
~
'"
V
32Mllz
r - -
!?OO
Rester
Lt
~
Clock select
L....t
5
f-t
GDC2&
3032 \1llz
Cif CUlt
L--t
:~
~
graphic dlsplav
400 Rester
200/400
ii~
clock
rasters
~
~~
generator
co:
~
r.......:r-
"'-
Cl
'"
co
~
CK
'"
er.
-
~
..:
~
'"
-
~
II
(j
'0
V
00'1
~
F F
IJ
0
-
DRAM
control signal
generator
GDC2
IJ
(I..
0 -
Read
s 9nal
!I
2 -
3
generator
F F
-
DECODER
I>
Q
1I
·
I.
U
l
·
1>1
I
•
~
~
(h
·
lh
t
t
~
42
~
(I.AH-
BI "(,
~O~
~"'E
F)[)I
"L\
2CK2
F', P2
,,12
Lv\l)
2Ch2
(
lr-. III
RA t-
Ro\.,B
RA'>C
CA.,
1-'>
PilE
PRIA
DI'JI'
PI'll
- -
--
Advertisement
Table of Contents
