Table of Contents
Advertisement
(
(
ROM-IPL
1.
An 8KB ROM (2764 or mask ROM equivalent)
IS
used
for the ROM-IPL
2_ When the system reset signal turns from low to high
state after power on, the main CPU starts to operate At
this stage, the ROM-IPl is addressed_
3_ The CPU starts from address OOOO(ROM address 10000)
4_ The main CPU sets the sub-CPU reset signal from low to
high state as It goes out of its initial state via the memory
mapper and the sub-CPU starts to operate_ At this pOint,
the ROM-IPl is addressed by the sub-CPU_
5_ Address 0000 of the sub-CPU is ROM address (0000)
The memory area above ROM address (1000) cannot
be
used by the sub-CPU because the main CPU initial
program has been loaded there_
2-2. SOl (SYSTEM LOADING & CP/M)
SOl
determines which operating system IS in use_ The
system is loaded in the CP/M (Control Program for Micro-
processors) mode_
NAIf>, (I'll
F F F F , - - - - - , .
I
RJ\M'(l(»-I
fH~I---'-~
,
\
,
\
\\
"
\
\
,
\
,\
"
"
"
-
M Z 3500
Main CPU logical address (during IPL operation)
I
Logical address of the sub-CPU
O~H
0800
- -
OHF
0000
N~I~O(
L)
10150= I (HJ
\'
\\
\
, , , ,
\
\
,
,
-9-
,
,
,
\
,
\
,
\
\
\
\
\
\
\
\
,
\
\
\
\
\
\
"
\
SUB CPU
--
--,
RAM
so
RAM
se
RAM
'8
RAM
"
J<.A\f<
(OM)
kOM Il'l
1
IFH
1800
171'1'
1000
01'1'1'
0800
071'1'
0000
5FFF
5800
S7Ff
m~
-4800
41 FF
.. 000
27H·
2000
' T
(,000
ROM physical address
~
1FFF
4
~
171'1'
ROM
1PL
1000
8KB
OFFF
0800
071'1'
0000
!
Advertisement
Table of Contents
