Sharp MZ-3500 Service Manual page 103

Hide thumbs Also See for MZ-3500:
Table of Contents

Advertisement

I
MZ3500
2) Memory relation between main CPU and
5ub-CP,
U .
SUB CPU ACCESS
.MEMORY MAPPING LOGIC
,
TOCEOF
"{
'AI5
'AIS
AI4
AI4
::~----~----------~----~---------------+-
SPARE ROM
r------....J"
~:3
AI3
_I
IPl ROM
5
G
ROM (pL
SELECT
1
1
I,
14
8121
SIGNAL
....... IG
I',
[
1>-
S
~~~ ~
L
1
AI 11
,e
0"
B
CöAii'
SHARED
Y3
E
Y2
RAMCOM
RAM
I I
A512
JB(2
1
YI
­
MREQB
SElECT
S'R'IT_
'j
AB
II .
12 •
13
R'F'Sif
SIGNAL
~
SW2B~
A5
II
Vl
AlII
YO
S-ALIfI
)J
MAINCPU/
Q
i
SUB CPU
ISOlATE SW
MREQ WR
1
1/
0
'!lRE'CfRD
IL-
I
i~
RAM COM
~{:J
I
PORT
R
.
~~~~~~ElECT
ROM
IPl
l==:llOGIC
MA3
SMRQ WR
11loUT
I
MA2
I
t - -
~
SMRQ RB
~ #FE~~~
:
r-
DO:..!...II
1
M02
_I
+
ABAB
ABAB
,MOL
,r.
-====
~ ~ I
r---
S
Chip Selector
Y
V
Y
T~
'c-"I
MOO
~
~
~~,I~.
111/
A~O~~~
ABI5
.1
~
"
.' "
I.
.rI~
"
~
I
(V---]
I
I
Z - 80 A
CS OE
~
MAIN CPU
BUSACK'
DIR
MRF:Q;
RD
ROM
Ri5"
1-
IPl
~S'
Oe WE
WE
OE CS'
11
WI': OE CS
11
WE OE CS
fWE
OE
es
'
RAid
COM
RA.\! SA
RAM SB
RAM SC
RA)(
so
1-=..::...-4-1-----.
SUB CPU
SWIB
OBO
RESET
'AIO
I
l..!..L.1'J
A
l2
OB7
CPU
--0'""
o-rI
RES ET
A~O
I .. :
~~2KX8
1=
ABIS
rTI"1AO
2KX8
REOUEST
~
~o-f.IBUSRQ
STATlC'
STATIC
SUB CPU
~
SW4B
00-D7
00-07
READY
1 ­
'
IS~CK
SUB CPU
,-.
"
1 _ 1
IBUSACK
,
ili
ACKNOWlEDGE
MT
OBO
S
~
lli-}DISP
!
'---'
SW
r---,
FOS
FROM
~~:~~ ~I=I
t
Ri5"
I:
F02
S';""~,:~7
j
r
1
§
~
WR
' - - -
r--+I
IN
Bl5A~
fE.!
IORQ
1 .... 1
INTR
SROY
MREQ
{
7
{7
~ ~
RFSH
WAIT
00-7
#FF
~
RD
~
SACK
TFff§
BUSRQ
I:T
'WAIT"Ii
TIMING
1
LS244 _
VAIT
.• -._ 11
IGENERATOF
NMI
RXRDY
8251AC
8253C-5
8255AC-5
G
INPI
EI
E"
-~
WR
NMI
INPO
Interrupt
SUSACK
.
I/Ö
DECORDER
es ,
es
es
~
-..........
Priority
---...t
~.
Encoder
VI
ClK
..
INTB
iiTJ+
VI~ :~~
f
1
'"
-t+­
.-<
"
Y2
S03
RESET
1N'F
r;I~
t
Y3~S~O~4[:=========================-
________
-r_______________
AS6
CI41
J
AS5
1
SYs' i f..
TO RESET
AS4
B121
Y4 P]'05
_
TO
CSP-I
~
Y5 ""'S06
.....
TO
G-GDC
MAIN
CPU
CONTROLBUS
AS7
~G2A
Y6
D'SOf
.
...
TO
C-GDC
,
I
I
, I
I
GI
Y7 I-~...:S!:O~~::...- ___...,
MAIN CPU
DATA BUS
ALARM
L-_Y; . ..
J J-
==:1
----+
RESET
CIRCUIT
~
MAIN CPU
ÄOORESSeOS
'--__-+______
..:.S_R
.;;;,.E
s;;;...·
---..f"'-...
SR
E
S
r--­
!
'V'
INTR
)
~
1/0
10AB
PR
I
!TOB
#FC-FF
IN~
DECOR
Q
,J;10
~~:'4
1-1- ­
#EC-EF
INlf'R
::J
)
ICK
5,6.7
51W
CIRCUIT
~
ClOCK
11'013
IORQ
SRDY
MI
c; I
G2B
INTR
,
- 13­
- 14­
\;

Advertisement

Table of Contents
loading

Table of Contents