JVC MX-G950V Service Manual page 39

Compact component system
Hide thumbs Also See for MX-G950V:
Table of Contents

Advertisement

Name
Number
TSD
21
TBCK
22
RWS
SEL_PLL1
23
RSTOUT_B
24
NC
2:4,27:30,76
RSD
33
SEL_PLL0
RBCK
SER_IN
37
VSSAA
41,51
VCM
42
VREFP
43
VCCAA
44
AOR+,AOR-
45:46
AOL-,AOL+
47:48
MIC1
49
MIC2
50
VREF
52
VREFM
53
RSET
54
COMP
55
VSSAV
56:57,62:63
CDAC
58
VCCAV
59,60
YDAC
61
VDAC
64
ACAP
65
XOUT
71
XIN
74
PCLK
79
2XPCLK
80
HSYN_B
82
VSYN_B
84
YUV[7:0]
86:89,92,94,96,98
I/O
I
Transmit audio data input.
I
Transmit audio bit clock.
O
Dual-purpose pin RWS is the audio frame sync.
I
Pins SEL_PLL[1.0] select the PLL clock frequency for the DCLK output.
SEL_PLL1
SEL_PLL0
0
0
0
0
1
0
1
1
O
Reset output(active-low).
No connect.Do not connect to these pins.
O
Dual-purpose pin. RSD is the receive audio data input.
I
SEL_PLL0 along with SEL_PLL1 select the PLL clock frequency for the
DCLK output.See the table for pin number 23.
O
Dual-purpose pin.RBCK is the receive audio bit clock.
I
SER_IN is the serial input DSC mode.
0-Parallel DSC mode.
1-Serial DSC mode.
I
Audio Analog Ground.
I
ADC Common Mode Reference(CMR) buffer output.CMR is approximately
2.25V.Bypass to analog ground with 47 F electrolytic in parallel with 0.1 F.
I
DAC and ADC maximum reference.
Bypass to VCMR with 10 F in parallel with 0.1 F.
I
Analog VCC, 5V.
O
Right channel output.
O
Left channel input.
I
Microphone input 1.
I
Microphone 2.
I
Internal resistor divider generates Common Mode Reference(CMR) voltage.
Bypass to analog ground with 0.1 F.
I
DAC and ADC minimum reference.
Bypass to VCMR with 10 F in parallel with 0.1 F.
I
Full scale DAC current adjustment.
I
Compensation pin.
I
Video Analog Ground
O
Modulates chrominance output.
I
Video VCC, 5V
O
Y Iuminance data bus for screen video port.
O
Composite video output.
I
Audio CAP.
O
Crystal output.
I
27 MHz crystal input.
I/O
13.5 MHz pixel clock.
I/O
27 MHz(2 times pixel clock).
O
Horizontal sync(active-low).
O
Vertical sunc(active-low).
I
YUV data bus for screen video port.
MX-G950V/MX-G880V
MX-G850V/MX-G750V
Function
DCLK
Bypass PLL(input mode)
27 MHz(output mode)
32.4 MHz(output mode)
40.5 MHz(output mode)
ES3883F(2/2)
1-39

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mx-g880vMx-g850vMx-g750v

Table of Contents