Table of Contents
Advertisement
MX-G950V/MX-G880V
MX-G850V/MX-G750V
ES3883F (IC104) : VCD companion chip
1.Pin function
80
81
100
1
2.Blockdiagram
CD ROM
Kit
ROM
DRAM
3.Pin function
Pin No.
1,25:26,31,72,75,77,91,100
VSS
5,16,32,66,73,78,90
VCC
6
DSC_C
7
AUX0
9
AUX1
11
AUX2
70
AUX3
69
AUX4
68
AUX5
67
AUX6
14
AUX7
18
AUX8
20
AUX9
34
AUX10
35
AUX11
36
AUX12
38
AUX13
39
AUX14
40
AUX15
81,83,85,93,95,97,99,8
DSC_D[7:0]
10
DSC_S
DCLK
12
EXT_CLK
13
RESET_B
15
MUTE
MCLK
17
TWS
19
SPLL_OUT
1-38
~
51
50
31
~
30
Vista ES3880
(Video CD)
Mic 1
Mic 2
Symbol
I/O
I
Ground.
I
Voltage supply 5v.
I
Clock programming to access internal registers.
I/O
Servo Foward or Control Pin.
I/O
Servo Reverse or Control Pin.
I/O
Servo LDON or Control Pin.
I/O
Servo CW/Limit or Control Pin.
I/O
Servo CCW/Close or Control Pin.
I/O
Servo Data or Control Pin.
I/O
Servo XLAT or Control Pin/VFD_DO.
I/O
Servo BRKM/Sense or Control Pin/VFD_DI.
I/O
Servo Mute/Open or Control Pin/VFD_CLK.
I/O
Servo SQS0 or Control Pin.
I/O
Servo SQCK or Control Pin.
I/O
3880 IRQ or Interrupt Output or Control Pin.
I/O
CD C2PO or Interrupt input or Control Pin.
I/O
Serial Interrupt/CD-Mute or Control Pin.
I/O
Servo SCOR(S0S1) or Interrupt Input or Control Pin.
I/O
Interrupt Input or Control Pin.
I/O
Data for programming to access Internal registers.
I
Strobe for programming to access Internal registers.
O
Dual-purpose pin DCLK is the MPEG decoder clock.
I
EXT_CLK is the external clock EXT_CLK is an input during bypass PLL mode.
I
Video reset(active-low).
O
Audio mute.
I
Audio master clock.
I
Dual-purpose pin TWS is the transmit audio frame sync.
O
SPLL_OUT is the select PLL output.
CD-ROM Controller
Remote
Interrupt
Control
Control
Audio DAC
DSC
NTSC/PAL Video
PLL
Echo/Surround/Vocal Assist
Preamp
Volume Control
Preamp
VFD
Volume Control
Driver
Function
Remote
receiver
Speakers
Television
VFD
Panel
Hide quick links:
Advertisement
Table of Contents
