Intel 80331 Design Manual page 7

®
49 Intel 80331 I/O Processor DDRII 400 DIMM Source Synchronous Routing..........................104
50 DDR II 400 DIMM DQ Topology ...............................................................................................106
51 DDR II 400 DIMM DQS Topology.............................................................................................106
52 DDR II 400 DIMM Clock Topology............................................................................................107
53 DDR II 400 DIMM Address/CMD Topology ..............................................................................109
54 DDR II 400 DIMM Address/CMD Split Termination Topology ..................................................109
55 DDR II 400 Embedded DQ Topology .......................................................................................111
56 DDR II 400 Embedded DQS Topology .....................................................................................112
57 DDR II 400 Embedded Clock Topology....................................................................................115
58 DDR II 400 Embedded Address/Control Topology ...................................................................118
59 DDR II 400 Embedded Address/Control Topology With Split Termination...............................119
60 Routing Termination Resistors (top view).................................................................................120
61 DDR V Circuit......................................................................................................................121
REF
62 Data Width and Low Order Address Lines ...............................................................................124
63 Four MByte Flash Memory System ..........................................................................................125
64 Peripheral Bus Unlatched Bidirectional Single Load Topology.................................................127
65 Peripheral Bus Latched Bidirectional Single Load Topology ....................................................128
66 Peripheral Bus Latched Bidirectional Two Load Topology .......................................................129
67 Power Failure Comparator Circuit ............................................................................................133
68 SCKE Circuit.............................................................................................................................134
®
69 Intel IQ80331 Evaluation Platform Board CRB Block Diagram ..............................................137
®
70 Intel 80331 I/O Processor CRB Form Factor..........................................................................138
71 JTAG Header Pin Out...............................................................................................................140
72 JTAG Signals at Powerup.........................................................................................................141
73 JTAG Signals at Debug Startup................................................................................................141
74 Example Power-Up Circuit for nTRST ......................................................................................142
Intel® 80331 I/O Processor Design Guide
Contents
7