Pin Assignments; Terminal Assignments For The Ghh/Zhh Packages; Tms320F2812 And Tms320C2812 179-Ball Ghh/Zhh Microstar Bga™ (Bottom View) - Texas Instruments TMS320C2810 Data Manual

Digital signal processors
Table of Contents

Advertisement

TMS320F2810, TMS320F2811, TMS320F2812
TMS320C2810, TMS320C2811, TMS320C2812
SPRS174T – APRIL 2001 – REVISED MAY 2012
2.3

Pin Assignments

Figure 2-1
illustrates the ball locations for the 179-ball GHH and ZHH ball grid array (BGA) packages.
Figure 2-2
shows the pin assignments for the 176-pin PGF low-profile quad flatpack (LQFP) and
3
shows the pin assignments for the 128-pin PBK LQFP.

2.3.1 Terminal Assignments for the GHH/ZHH Packages

See
Table 2-2
for a description of each terminal's function(s).
P
PWM8
XZCS0AND1
N
SPISOMIA
PWM7
M
XA[1]
SPISIMOA
V
V
L
DD
SS
V
K
SPICLKA
SS
J
MCLKXA
MFSRA
H
V
MCLKRA
DD
G
MDXA
MDRA
ADC-
F
XMP/MC
RESEXT
ADC-
E
AV SSREFBG
AV DDREFBG
REFP
D
ADCINB6 ADCINB5 ADCINB4 ADCINA1 ADCINA6
C
ADCINB3 ADCINB0 ADCINB1 ADCINA2
B
V
ADCINB2
DDAIO
V
A
ADCINA0 ADCINA4
SSAIO
1
2
Figure 2-1. TMS320F2812 and TMS320C2812 179-Ball GHH/ZHH MicroStar BGA™ (Bottom View)
14
Introduction
Product Folder Link(s):
CAP6_
V
V
PWM10
SS
DD
QEPI2
T4PWM_
PWM9
XR/W
C4TRIP
T4CMP
CAP4_
CAP5_
XRD
PWM12
QEP3
QEP4
XD[6]
PWM11
XD[7]
C5TRIP
T3PWM_
XD[4]
V
SPISTEA
SS
T3CMP
XD[3]
V
XD[5]
DDIO
XD[1]
XD[2]
MFSXA
V
XD[0]
XA[0]
SS
V
V
ADCINB7
SSA1
DDA1
ADC-
ADC-
ADCINA5
BGREFIN XHOLD
REFM
XRS
V
V
SSA2
SS1
ADCLO ADCINA3 ADCINA7 XREADY
V
V
DDA2
DD1
3
4
5
6
Submit Documentation Feedback
TMS320F2810 TMS320F2811 TMS320F2812 TMS320C2810 TMS320C2811 TMS320C2812
Table 2-2
describes the function(s) of each pin.
T3CTRIP_
XD[8]
V
V
SS
DD
PDPINTB
V
XD[11]
XA[2]
TEST2
DD3VFL
V
XD[9]
TEST1
X2
SS
V
V
TDIRB
XD[10]
DDIO
DDIO
X1/
TCLKINB
C6TRIP
XCLKIN XHOLDA
XD[13]
CAP1_
QEP1
T2CTRIP/
EVASOC
C3TRIP XCLKOUT
XNMI_
V
XA[13]
DDIO
XINT13
XINT2_
XINT1_
XA[18]
V
SS
ADCSOC
XBIO
V
V
SCITXDA
EMU1
DD
SS
XA[17]
V
XA[15]
V
SS
DD
XA[16]
XD[15]
XA[14]
SCIRXDA
7
8
9
10
Copyright © 2001–2012, Texas Instruments Incorporated
www.ti.com
Figure 2-
T4CTRIP/
V
SCITXDB
XZCS2
DD
EVBSOC
V
XWE
CANTXA CANRXA
DDIO
XA[3]
PWM1
SCIRXDB
PWM2
V
PWM3
PWM4
XD[12]
SS
V
V
PWM5
PWM6
DD
SS
T1PWM_
T2PWM_
XA[4]
V
SS
T1CMP
T2CMP
CAP2_
CAP3_
T1CTRIP_
XA[5]
QEP2
QEPI1
PDPINTA
V
V
V
XA[6]
DDIO
DD
SS
XA[7]
TCLKINA
TDIRA
V
XA[8]
C2TRIP
C1TRIP
SS
XA[9]
EMU0
TDO
TMS
XA[12]
XA[10]
V
TDI
DD
XD[14]
V
TRST XZCS6AND7
SS
XF_
XA[11]
TCK
TESTSEL
XPLLDIS
11
12
13
14

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents