Bios Reference-Post Codes - JETWAY J-Mark J-530CF Manual

3-17 BIOS REFERENCE-POST CODES

ISA PORT codes are typically output to port address 80h.
Post
CO Turn Off Chipset Cache
1 Processor Test 1
2 Processor Test 2
3 Initialize Chips
4 Test Memory Refresh
Toggle
5 Blank video, Initialize
keyboard
0F Shutdown byte
10 FLOPPY DISK drive type byte
11 Reserve
12 HARD DISK type byte
13 Reserve
14 Equipment type
15 Base memory low byte
16 Base memory high byte
17 Extension memory low byte
18 Extension memory high byte
19-2d
2E-2F
30 Reserved for extension memory low byte
31 Reserved for extension memory high byte
32 DATE CENTURY byte
33 INFORMATION FLAG
34-3F Reserve
40-7F Reserved for CHIPSET SETTING DATA
Name
OEM Specific-Cache controller.
Processor Status (1 FLAGS) Verification.
Tests the following processor status flags carry, zero,
sign, overflow.
The BIOS will set each of these flags, verify the are set,
then turn each flag off and verify it is off.
Read/ Write/ Verify all CPU registers except SS, SP, and
BP with data pattern FF and OO.
Disable NMI, PIE, AIE, UEI, SOWV.
Disable video, parity checking, DMA.
Reset math coprocessor.
Clear all page registers, CMOS shutdown byte.
Initialize timer 0, 1, and 2, including set EISA timer to a
known state.
Initialize DMA Controllers 0 and 1.
Initialize interrupt controllers 0 and 1.
Initialize EISA extended registers.
RAM must be periodically refreshed inorder to keep the
memory from decaying.
This function assures that the memory refresh function is
working properly.
Keyboard controller initialization.
Description
38