National Instruments PCI-6251 User Manual page 243

Appendix B Timing Diagrams
Time
t _i to Selected Gate
34
t Selected Pause Trigger Setup Time
35
(to Sync Convert Clock Timebase)
t Hold (Sync Convert Clock Timebase)
36
t Sync Convert Clock Timebase
37
to Pause Trigger
t Pause Trigger Source in _i to POUT
38
Output Timing
Output timing refers to the delays involved in exporting internal signals to external terminals, so
they can be used to trigger or time external devices. These timing parameters include the
selection multiplexer in each terminal plus the delay of the output driver. Figures B-20 and B-21
and Table B-11 describe output timing.
The delays presented in this section assume a 200 pF load on PFI lines and a 50 pF load on RTSI
lines. Actual delays vary with the actual load.
B-18 | ni.com
Table B-10. Pause Trigger Timing
Description Line Min (ns)
PFI 3.2
RTSI 3.0
STAR 2.5
— 1.5
— 0
— 0.6
RTSI 1.1
Max (ns)
7.8
7.5
4.9
—
—
2.6
3.1