Texas Instruments LMH0318 Programmer's Manual page 25

www.ti.com
REGISTER NAME
LOW_RATE_
EQ_BST
BST_Indx0
BST_Indx1
BST_Indx2
SNLU183 – September 2015
Submit Documentation Feedback
Table 6. Receiver Registers (continued)
FIELD REGISTER
BITS
ADDRESS
Reg 0x3A Channel
7 fixed_eq_BST0[1]
6 fixed_eq_BST0[0]
5 fixed_eq_BST1[1]
4 fixed_eq_BST1[0]
3 fixed_eq_BST2[1]
2 fixed_eq_BST2[0]
1 fixed_eq_BST3[1]
0 fixed_eq_BST3[0]
Reg_0x40 Channel
7 I0_BST0[1]
6 I0_BST0[0]
5 I0_BST1[1]
4 I0_BST1[0]
3 I0_BST2[1]
2 I0_BST2[0]
1 I0_BST3[1]
0 I0_BST3[0]
Reg 0x41 Channel
7 I1_BST0[1]
6 I1_BST0[0]
5 I1_BST1[1]
4 I1_BST1[0]
3 I1_BST2[1]
2 I1_BST2[0]
1 I1_BST3[1]
0 I1_BST3[0]
Reg 0x42 Channel
7 I2_BST0[1]
6 I2_BST0[0]
5 I2_BST1[1]
4 I2_BST1[0]
3 I2_BST2[1]
2 I2_BST2[0]
1 I2_BST3[1]
0 I2_BST3[0]
Copyright © 2015, Texas Instruments Incorporated
DEFAULT R/RW
HD and SD EQ Level
0x00
0 RW When CTLE is operating in test mode,
Reg 0x3A[7:0] forces fixed EQ setting.
0 RW
In normal operating manual mode
0 RW
Reg_0x03 forces EQ boost. See
LMH0318 Programming Guide
0 RW
(SNLU183) for details
0 RW
0 RW
0 RW
0 RW
Index0 4 Stage EQ Boost. See
0x00 LMH0318 Programming Guide
(SNLU183)
0 RW Index 0 Boost Stage 0 bit 1
0 RW Index 0 Boost Stage 0 bit 0
0 RW Index 0 Boost Stage 1 bit 1
0 RW Index 0 Boost Stage 1 bit 0
0 RW Index 0 Boost Stage 2 bit 1
0 RW Index 0 Boost Stage 2 bit 0
0 RW Index 0 Boost Stage 3 bit 1
0 RW Index 0 Boost Stage 3 bit 0
0x40 Index1 4 Stage EQ Boost.
0 RW Index 1 Boost Stage 0 bit 1
1 RW Index 1 Boost Stage 0 bit 0
0 RW Index 1 Boost Stage 1 bit 1
0 RW Index 1 Boost Stage 1 bit 0
0 RW Index 1 Boost Stage 2 bit 1
0 RW Index 1 Boost Stage 2 bit 0
0 RW Index 1 Boost Stage 3 bit 1
0 RW Index 1 Boost Stage 3 bit 0
0x80 Index2 4 Stage EQ Boost.
1 RW Index 2 Boost Stage 0 bit 1
0 RW Index 2 Boost Stage 0 bit 0
0 RW Index 2 Boost Stage 1 bit 1
0 RW Index 2 Boost Stage 1 bit 0
0 RW Index 2 Boost Stage 2 bit 1
0 RW Index 2 Boost Stage 2 bit 0
0 RW Index 2 Boost Stage 3 bit 1
0 RW Index 2 Boost Stage 3 bit 0
LMH0318 Programming Guide
Register Tables
DESCRIPTION
25