Card Lan; Bios Self-Test; Base Code Self-Test; Field-Programmable Gate Array (Fpga) Testing - Nortel ISDN Signaling Link Description, Installation And Operation

Meridian internet telephony gateway
Table of Contents

Advertisement

Page 318 of 378

Card LAN

BIOS self-test

Base code self-test

Field-Programmable Gate Array (FPGA) testing

Upgrades

553-3001-202
Standard 1.00
Maintenance
The ITG card supports the backplane Card LAN interface for the purposes of
communicating self-test errors and allowing maintenance access including
resetting the card remotely.
The ITG card contains its own VxWorks-based BIOS. At power-up, the BIOS
performs its own initial test of the hardware. These tests cover the processor,
PCI chipset, cache (if installed), and DRAM memory. The results of the BIOS
self-test are displayed on the RS-232 maintenance port.
The ITG card base code performs the following tests:
flash integrity test
PGA read/write test
PCMCIA controller test (also tests the PCI bus)
Timer and DMA tests
DSP test
Before communication with the Meridian 1, the 8051XA controller
downloads FPGA data files and performs tests to check correct programming
of the FPGA.
Several different types of upgrades are required for the Meridian 1 IP
Gateway application. (For example, a software upgrade for bug fix and / or
the addition of new features). All upgrades are accomplished by updating the
on-board application flash memory with the application. Software upgrades
are performed from the MAT PC. It is recommended that you load the
application from the network, rather than the faceplate PC card.
April 2000

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itg trunk 2.0

Table of Contents