Panasonic FP7 User Manual page 133

High-speed counter unit
Hide thumbs Also See for FP7:
Table of Contents

Advertisement

 Capture function / Interrupt function
Unit
memory
No. (Hex)
UM 00114
UM 001E4
Capture value clear
request
UM 002B4
UM 00384
UM 00115
Capture done flag
UM 001E5
clear request
UM 002B5
(Edge type)
UM 00385
UM 00118
Interrupt function
UM 001E8
enable/disable
UM 002B8
setting
UM 00388
(Note 1) The unit memory numbers in the above table are for CH0, CH1, CH2 and CH3 from the top.
(Note 2) The capture value clear request and capture done flag clear request signals are available from the high-
speed counter unit Ver.1.2. They can be set in user programs.
(Note 3) Even if the capture value clear request is executed, the number of completed capture operations in the buffer
area will not be cleared. The number of completed capture operations will be cleared when the capture enable
request (Y7) or the sampling capture function is activated.
Phone: 800.894.0412 - Fax: 888.723.4773 - Web: www.clrwtr.com - Email: info@clrwtr.com
Name
Default
H0
H0
H3
Setting range and description
 Clears values stored in the capture registers and
capture register buffers.
 To clear the capture 0 register, turn off, on and off the
bit 0 of the unit memory. To clear the capture 1 register,
turn off, on and off the bit 1 of the unit memory.
 Clears the areas of capture 0 register, capture 0
register buffer and register difference value buffer when
requesting the capture 0 by executing the clearance of
the capture 0 register.
 Clears the areas of capture 1 register, capture 1
register buffer and register difference value buffer when
requesting the capture 1 by executing the clearance of
the capture 1 register.
bit no. 15
Capture 1 register clear request (bit 1)
Capture 0 register clear request (bit 0)
0: Not request clearance
1: Request clearance
It is used to reset the capture 0 done flag and capture 1
done flag using user programs. To reset the capture 0
done flag, write H11 and then H10. To reset the capture
0 done flag, write H12 and then H10.At the default
setting, the request to clear the capture done flag is
automatically made at the time of I/O refresh.
bit no. 15
Capture done flag clear request
0: Automatic clear (I/O refresh)
1: Manual clear (Clear by bit 0 and bit 1)
Capture 1 done flag clear request (bit 1)
Capture 0 done flag clear request (bit 0)
0: Not request clearance
1: Request clearance
Make the settings for the interrupt operation at the time of
comparison match.
bit
Default
Description
0
1
Comparison
match 0 flag
1
1
Comparison
match 1 flag
15-2
-
-
Unit
4
1 0
4
1 0
Setting
0: Disable
1: Enable
-

Advertisement

Table of Contents
loading

Table of Contents