Xilinx Spartan-6 FPGA Series Design And Pin Planning Manual page 15

Table 2-1: Required PCB Capacitor Quantities per Device
V
CCINT
Device
in µF
Package
(XC6S)
100 4.7 0.47 100 4.7 0.47 100 4.7 0.47 100 4.7 0.47 100 4.7 0.47 100 4.7 0.47 100 4.7 0.47 100 4.7 0.47
FG(G)484 LX75 3 10 20
FG(G)484 LX75T 3 10 20
FG(G)484 LX100 4 13 27
FG(G)484 LX100T 4 13 27
FG(G)484 LX150 7 20 40
FG(G)484 LX150T 7 20 40
FG(G)676 LX45 2 6
FG(G)676 LX75 3 10 20
FG(G)676 LX75T 3 10 20
FG(G)676 LX100 4 13 27
FG(G)676 LX100T 4 13 27
FG(G)676 LX150 7 20 40
FG(G)676 LX150T 7 20 40
FG(G)900 LX100T 4 13 27
FG(G)900 LX150 7 20 40
FG(G)900 LX150T 7 20 40
Notes:
1. PCB Capacitor specifications are listed in
2. Total includes all capacitors for all supplies, accounting for the number of I/O banks in the device.
Spartan-6 FPGA PCB Design and Pin Planning
UG393 (v1.1) April 29, 2010
V
CCO
V
CCAUX
Bank 0
in µF
in µF
1 4 9 1 3 5
1 4 7 1 2 3
1 4 8 1 3 5
1 4 7 1 2 3
1 4 8 1 3 5
1 4 7 1 2 3
12 1 5 9 1 3 5
2 6 12 1 4 6
1 5 10 1 3 6
2 6 12 1 4 6
1 5 10 1 3 5
2 6 12 1 4 6
1 5 10 1 3 5
2 6 13 1 4 6
2 7 15 1 5 9
2 7 14 1 5 8
Table 2-2.
www.xilinx.com
(1)
(Continued)
V V
CCO CCO
Bank 1 Bank 2 Bank 3
in µF in µF
1 3 6 1 4 7 1
1 3 6 1 3 6 1
1 3 6 1 4 6 1
1 3 6 1 3 6 1
1 3 6 1 4 6 1
1 3 6 1 3 6 1
1 3 6 1 4 6 1
1 4 6 1 4 7 1
1 2 4 1 3 6 1
1 4 6 1 4 7 1
1 2 4 1 3 5 1
1 4 6 1 4 7 1
1 2 4 1 3 5 1
1 4 7 1 4 7 1
1 4 7 1 5 9 1
1 4 7 1 5 8 1
PCB Decoupling Capacitors
V V V
CCO CCO CCO
Bank 4 Bank 5
in µF in µF in µF
4 6
3 6
4 6
3 6
4 6
3 6
4 8
4 7 1 2 4 1 2
3 5 1 2 4 1 2
4 7 1 2 4 1 2
3 5 1 2 3 1 2
4 7 1 2 4 1 2
3 5 1 2 3 1 2
5 8 1 2 4 1 2
5 8 1 2 4 1 2
5 8 1 2 4 1 2
Total
(2)
89
81
98
92
121
115
78
4 113
4 99
4 124
4 107
4 147
4 130
4 128
4 161
4 158
15