Pll And Codec Adjustment - Icom ID-1 Service Manual

Digital
Hide thumbs Also See for ID-1:
Table of Contents

Advertisement

5-2 PLL AND CODEC ADJUSTMENT

ADJUSTMENT
ADJUSTMENT CONDITION
FPGA
1 • Operating freq.
FREQUENCY
• Mode
[ Set FPGA
• Receiving
frequency]
2 • Operating freq.
• Mode
• Receiving
PLL LOCK
1 • Operating freq.
VOLTAGE
• Mode
• Connect an RF power meter or
50 Ω dummy load to the antenna
connector.
• Receiving
2 • Operating freq.
• Receiving
3 • Mode
• Receiving
4 • Mode
• Receiving
5 • Mode
• Transmitting
I/Q
1 • Preset "IQ Direct-current output"
BALANCE
ON.
[ FPGA D.C.
• Operating freq.
voltage ad-
• Mode
justment
• Connect an RF power meter or
50 Ω dummy load to the antenna
/DV I]
connector.
• Transmitting
[ FPGA D.C.
2 • Transmitting
voltage ad-
justment
/DV Q]
[ FPGA D.C.
3 • Transmitting
voltage ad-
justment
/DV I]
[ FPGA D.C.
4
voltage ad-
justment
/DV Q]
• Repeat step 3 and step 4 several times.
MEASUREMENT
UNIT
: 1240.00 MHz
LOGIC-1
Connect a frequency
: DD mode
unit
counter to the check
point "CP200".
: 1240.00 MHz
: DV mode
: 1240.00 MHz
MAIN
C o n n e c t a d i g i t a l
: DV mode
unit
multimeter or an oscillo-
scope to the check point
"LV1".
: 1300.00 MHz
: FM mode
MAIN
C o n n e c t a d i g i t a l
unit
multimeter or an oscillo-
scope to the check point
: DD mode
"LV2".
: FM mode
MAIN
C o n n e c t a d i g i t a l
unit
multimeter or an oscillo-
: 1270.00 MHz
scope to the check point
: DV mode
"CP.I".
MAIN
C o n n e c t a d i g i t a l
unit
multimeter or an oscillo-
scope to the check point
"CP.Q".
Rear
C o n n e c t a s p e c t r u m
panel
analyzer to the antenna
connector through an
attenuator.
5 - 3
VALUE
LOCATION
16.3840 MHz LOGIC-1
9.8304 MHz
More than
0.9 V
Less than
4.4 V
3.1–4.0 V
2.6–3.3 V
3.3–4.0 V
T h e s a m e
voltage of the
c h e c k p o i n t
"CP.IR".
T h e s a m e
voltage of the
c h e c k p o i n t
"CP.QR".
Minimum out-
put level
ADJUSTMENT
UNIT
ADJUST
C202
unit
LOGIC-1
C215
unit
Verify
PC
[ FPGA
screen
D.C.
voltage
adjust-
ment
/DV I]
PC
[ FPGA
screen
D.C.
voltage
adjust-
ment
/DV Q]
PC
[ FPGA
screen
D.C.
voltage
adjust-
ment
/DV I],
[ FPGA
D.C.
voltage
adjust-
ment
/DV Q]

Advertisement

Table of Contents
loading

Table of Contents