Pin Description - NEC MultiSync LCD1920NX User And Service Manual
Color monitor
Hide thumbs
Also See for MultiSync LCD1920NX:
- User manual (49 pages) ,
- Specifications (2 pages) ,
- Dimensional drawing (1 page)
Advertisement
2.4.4 Pin description
Symbol
B_IN10
B_IN11
B_IN12
B_IN13
DATA_SEL
B_IN14
B_IN15
B_IN16
B_IN17
ROM_SCL
ROM_SDA
GND
CPU_SCL
CPU_SDA
PWM_CTL
CLK_1M
VDD
CLK_1M_O
RESET_B
R_OSM
G_OSM
B_OSM
EN_OSM
SCAN_EN
TEST_EN
VCLK01
FCLK0
VCLK00
FCLK1
VCLK1
HSYNC_O
VSYNC_O
DCLK_OUT
DE_OUT
GND
VDD
R_OUT0_E
R_OUT1_E
R_OUT2_E
R_OUT3_E
VDD
R_OUT5_E
GND
R_OUT6_E
R_OUT7_E
GND
Pin #
I/O
1
I
Channel B Data Input Color Blue (LSB)
2
I
Channel B Data Input Color Blue
3
I
Channel B Data Input Color Blue
4
I
Channel B Data Input Color Blue
5
I
Indicate Channel A or Channel B contains valid input data:
1: data in Channel A is valid
0: data in Channel B is valid
6
I
Channel B Data Input Color Blue
7
I
Channel B Data Input Color Blue
8
I
Channel B Data Input Color Blue
9
I
Channel B Data Input Color Blue (MSB)
10
O
SCL in I
11
I/O
SDA in I
12
Ground
13
I
SCL in I
14
I/O
SDA in I
15
O
PWM control signal (Detail description in PWM Operation Section)
16
I
Free Running Clock (default: 1MHz)
17
Power Supply
18
O
Feedback of free Running Clock
19
I
System Reset (active LOW)
20
I
OSM Color Red
21
I
OSM Color Green
22
I
OSM Color Blue
23
I
OSM Mixer Enable
=0,
=1,
24
I
Manufacturing test pin (NC)
25
I
Manufacturing test pin (NC)
26
I
Input Clock 1
27
O
Input PLL Feedback Clock
28
I
Input Clock 0
29
O
Output PLL Feedback Clock
30
I
Output PLL Output Clock
31
O
Output HSYNC (the polarity is programmable through CPU,
default is active low)
32
O
Output VSYNC (the polarity is programmable through CPU,
default is active low)
33
O
Output Clock to Control Panel (the polarity is Programmable
through CPU)
34
O
Output Display Enable for Panel (the polarity is Programmable
through CPU, default is active HIGH)
35
Ground
36
Power Supply
37
O
Output Color Red Even Pixel (left pixel)
38
O
Output Color Red Even Pixel (left pixel)
39
O
Output Color Red Even Pixel (left pixel)
40
O
Output Color Red Even Pixel (left pixel)
46
Power Supply
47
O
Output Color Red Even Pixel (left pixel)
48
Ground
49
O
Output Color Red Even Pixel (left pixel)
50
O
Output Color Red Even Pixel (left pixel)
51
Ground
Description
2
C for EEPROM interface
2
C for EEPROM interface
2
C for CPU interface
2
C for CPU interface
No OSM output
R_OUT[7:0] = {R_OSM repeat 8 times}
G_OUT[7:0] = {G_OSM repeat 8 times}
B_OUT[7:0] = {B_OSM repeat 8 times}
7-10
Advertisement
Chapters
