B.20 System I/O Ports; Table B.21:System I/O Ports; B.21 Dma Channel Assignments; Table B.22:Dma Channel Assignments - Advantech AIMB-252 User Manual

B.20 System I/O Ports
Table B.21: System I/O Ports
Addr. range (Hex)
000-01F
020-021
022-023
040-05F
060-06F
070-07F
080-09F
0A0-0BF
0C0-0DF
0F0
0F1
0F8-0FF
1F0-1F8
200-207
278-27F
290-297
2F8-2FF
300-31F
360-36F
378-37F
380-38F
3A0-3AF
3B0-3BF
3C0-3CF
3D0-3DF
3F0-3F7
3F8-3FF
B.21 DMA Channel Assignments
Table B.22: DMA Channel Assignments
Channel
0
1
2
3
4
5
6
7
Device
DMA controller
Interrupt controller 1, master
Chipset address
8254 timer
8042 (keyboard controller)
Real-time clock, non-maskable interrupt (NMI)
mask
DMA page register
Interrupt controller 2
DMA controller
Clear math co-processor
Reset math co-processor
Math co-processor
Fixed disk
Game I/O
Parallel printer port 2 (LPT3)
On-board hardware monitor
Serial port 2
Prototype card
Reserved
Parallel printer port 1 (LPT2)
SDLCm bisynchronous 2
Bisynchronous 1
Monochrome display and printer adapter (LPT1)
Reserved
Color/graphics monitor adapter
Diskette controller
Serial port 1
Function
Available
Available
Floppy disk (8-bit transfer)
Available
Cascade for DMA controller 1
Available
Available
Available
83 AIMB-252 User Manual