Table of Contents
Advertisement
Memory Maps
Table 6-3 System I/O Memory Map (continued)
Address
Definition
E201 5000 -
Reserved
E201 FFFF
E202 0000
External PLD Tick Timer Prescaler Register
E202 0010
External PLD Tick Timer 1 Control Register
E202 0014
External PLD Tick Timer 1 Compare Register
E202 0018
External PLD Tick Timer 1 Counter Register
E202 001C
Reserved
E202 0020
External PLD Tick Timer 2 Control Register
E202 0024
External PLD Tick Timer 2 Compare Register
E202 0028
External PLD Tick Timer 2 Counter Register
E202 002C
Reserved
E202 0030
External PLD Tick Timer 3 Control Register
E202 0034
External PLD Tick Timer 3 Compare Register
E202 0038
External PLD Tick Timer 3 Counter Register
E202 003C
Reserved
E202 0040
External PLD Tick Timer 4 Control Register
E202 0044
External PLD Tick Timer 4 Compare Register
E202 0048
External PLD Tick Timer 4 Counter Register
E202 004C - E2FF
Reserved
FFFF
1. Reserved for future implementation
2. 32-bit write only
3. Byte read/write capable
108
MVME3100 Single Board Computer Installation and Use (6806800M28C)
LBC Bank /
Chip Select
Notes
1
4
2
4
2
4
2
4
2
4
2
4
2
4
2
4
2
4
2
4
2
4
2
4
2
4
2
4
2
4
2
4
2
1
Advertisement
Table of Contents
