Key To Sse Naming Convention - Intel ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 4 REV 2.3 Manual

Hide thumbs Also See for ITANIUM ARCHITECTURE - SOFTWARE DEVELOPERS MANUAL VOLUME 4 REV 2.3:
Table of Contents

Advertisement

• imm8:
• ib:
ModR/M byte or
When there is ambiguity, xmm1 indicates the first source operand and xmm2 the
second source operand.
Table 4-9
Table 4-9.
Mnemonic
PI
PS
SI
SS
Volume 4: IA-32 SSE Instruction Reference
Indicates an immediate 8-bit operand.
Indicates that an immediate byte operand follows the opcode,
scaled-indexing byte.
describes the naming conventions used in the SSE instruction mnemonics.

Key to SSE Naming Convention

Description
Packed integer qword (e.g. mm0)
Packed single FP (e.g. xmm0)
Scalar integer (e.g. eax)
Scalar single-FP (e.g. low 32 bits of xmm0)
4:485

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium architecture

Table of Contents