which becomes the clock for the average pointer
(refer to schematic 37).
MPU Read/Write Control
respective Channel 1 and 2 circuits.
Channel 1 Chip Select
memory chip select signal.
nal for low-order words (long address). The BAi
Channel 1 average control consists of AND gates
RTD 710A Service Manual
CH1 Buffer Enable
a status read buffer.
Need help?
Do you have a question about the RTD 710A and is the answer not in the manual?