ARTERY AT32A423 Series Reference Manual

Arm-based 32-bit cortex-m4f mcu, 64 to 256 kb flash, slib, 15 timers, 1 adc, 18 communication interfaces (can and otgfs)

page of 513

/ 513
Contents
Table of Contents
Bookmarks

Table of Contents

Quick Links

Download this manual

ARM

-based 32-bit Cortex

1 ADC, 18 communication interfaces (CAN and OTGFS)



Core: ARM

32-bit Cortex

− 150 MHz maximum frequency, with a Memory

Protection Unit (MPU), single-cycle multiplication

and hardware division

− Floating Point Unit (FPU)

− DSP instructions



Memories

− 64 to 256 Kbytes of Flash memory

− 20 Kbytes of boot memory used as a Bootloader or

as a general instruction/data memory (one-time

configured)

− sLib: configurable part of main Flash as a library

area with code executable but secured, non-

readable

− Up to 48 Kbytes of SRAM

− External memory controller (XMC) with 16-bit data

bus supporting multiplexed PSRAM and NOR

memories



XMC as LCD parallel interface, 8080/6800 modes



Power control (PWC)

− 2.4 V to 3.6 V power supply

− Power-on reset (POR)/low voltage reset (LVR), and

power voltage monitor (PVM)

− Low-power modes: Sleep, Deepsleep and Standby

modes

− 20 x 32-bit battery powered registers (BPR)



Clock and reset management (CRM)

− 4 to 25 MHz crystal (HEXT)

− 48 MHz internal factory-trimmed HICK (± 1% at

=25 ° C, ± 2.5% at T

automatic clock calibration (ACC)

− 32 kHz crystal (LEXT)

− Low speed internal clock (LICK)



Analog

− 1 x 12-bit 5.33 MSPS A/D converter, up to 24

external input channels, 12/10/8/6-bit configurable

resolution; hardware over-sampling up to equivalent

16-bit resolution

− Temperature sensor (V

)

INTR

− 2 x 12-bit D/A converters



DMA: 14-channel DMA controller



Up to 87 fast GPIOs

− All mappable on 16 external interrupts (EXINT)

− Almost 5 V-tolerant



Up to 15 timers (TMR)

− 1 x 16-bit 7-channel advanced timer, including three

pairs of complementary channels for PWM output,

with dead-time generator and emergency brake

− Up to 8 x16-bit and 1x 32-bit general-purpose

2024.04.25

AT32A423 Series Reference Manual

-M4F MCU, 64 to 256 KB Flash, sLib, 15 timers,

-M4F CPU with FPU

=-40 to +105 ° C), with

), internal reference voltage

timers, each with up to 4 IC/OC/PWM or pulse

counter and incremental encoder input

− 2 x 16-bit basic timers

− 2 x watchdog timers (general WDT and windowed

WWDT)

− SysTick timer: a 24-bit downcounter



ERTC: enhanced RTC with auto wakeup, alarm,

subsecond accuracy, hardware calendar, with

calibration feature



Up to 18 communication interfaces

− Up to 3 x I

C interfaces (SMBus/PMBus)

− Up to 3 x SPIs (36 Mbit/s), all with multiplexed half-

duplex I

S; 2 x half-duplex I

duplex mode

− Up to 8 x USARTs support master synchronization

SPI and modem control, ISO7816 interface, LIN,

IrDA, and RS485 drive enable, TX/RX swap

− Up to 2 x CAN (2.0B Active), each with dedicated

256 KB buffer

− USB OTGFS controller with on-chip PHY, dedicated

1280 KB buffer, supporting crystal-less in device

mode

− Infrared transmitter (IRTMR)



CRC calculation unit



96-bit ID (UID)



Debug mode

− SWD and JTAG interfaces



Temperature range: -40 to +105℃



Packages

− LQFP100 14 x 14 mm LQFP64 10 x 10 mm

LQFP64 7 x 7 mm

QFN48 6 x 6 mm

QFN32 4 x 4 mm



List of models

Internal Flash

64 Kbytes

128 Kbytes

256 Kbytes

AT32A423 series: AEC-Q100 certified

Page 1

S combined for full-

LQFP48 7 x 7 mm

QFN36 6 x 6 mm

Part number

AT32A423K8U7-4 AT32A423T8U7

AT32A423C8U7 AT32A423C8T7

AT32A423R8T7-7 AT32A423R8T7

AT32A423V8T7

AT32A423KBU7-4 AT32A423TBU7

AT32A423CBU7 AT32A423CBT7

AT32A423RBT7-7 AT32A423RBT7

AT32A423VBT7

AT32A423KCU7-4 AT32A423TCU7

AT32A423CCU7 AT32A423CCT7

AT32A423RCT7-7 AT32A423RCT7

AT32A423VCT7

Rev 2.00

Table of Contents

Need help?

Do you have a question about the AT32A423 Series and is the answer not in the manual?

Questions and answers

Summary of Contents for ARTERY AT32A423 Series

Page 1 AT32A423 Series Reference Manual ® ® -based 32-bit Cortex -M4F MCU, 64 to 256 KB Flash, sLib, 15 timers, 1 ADC, 18 communication interfaces (CAN and OTGFS)  ® ® Core: ARM 32-bit Cortex -M4F CPU with FPU timers, each with up to 4 IC/OC/PWM or pulse counter and incremental encoder input −...
Page 2: Table Of Contents
AT32A423 Series Reference Manual Contents System architecture ..............34 System overview ................35 ® 1.1.1 ARM Cortex -M4F processor ............35 1.1.2 Bit band ..................35 1.1.3 Interrupt and exception vectors ............ 38 1.1.4 System Tick (SysTick) ..............41 1.1.5 Reset ..................41 List of abbreviations for registers ..........
Page 3: Ahb Peripheral Clock Enable In Low Power Mode Register
AT32A423 Series Reference Manual 4.1.2 System clock ................58 4.1.3 Peripheral clock ................58 4.1.4 Clock fail detector ............... 58 4.1.5 Auto step-by-step system clock switch .......... 58 4.1.6 Internal clock output ..............58 4.1.7 Interrupts ..................59 Reset ..................59 4.2.1 System reset ................
Page 4 AT32A423 Series Reference Manual 4.3.22 Control/status register (CRM_CTRLSTS) ........75 4.3.23 Additional register 1 (CRM_MISC1) ..........76 4.3.24 Additional register 2 (CRM_MISC2) ..........77 Flash memory controller (FLASH) ..........78 FLASH introduction ..............78 Flash memory operation ............... 80 5.2.1 Unlock/lock ................. 80 5.2.2 Erase operation ................
Page 5 AT32A423 Series Reference Manual 5.8.10 Flash security library status register 1 (SLIB_STS1) ...... 93 5.8.11 Security library password clear register (SLIB_PWD_CLR) .... 94 5.8.12 Security library additional status register (SLIB_MISC_STS) ..94 5.8.13 Flash CRC address register (FLASH_CRC_ADDR) ......94 5.8.14 Flash CRC control register (FLASH_CRC_CTRL) ......
Page 6 AT32A423 Series Reference Manual 6.3.7 GPIO set/clear register (GPIOx_SCR) (x=A..F) ......113 6.3.8 GPIO write protection register (GPIOx_WPR) (x=A..F) ....113 6.3.9 GPIO multiplexed function low register (GPIOx_MUXL) (x=A..F) ... 113 6.3.10 GPIO multiplexed function high register (GPIOx_MUXH) (x=A..F) .. 114 6.3.11 GPIO port bit clear register (GPIOx_CLR) (x=A..F) .......
Page 7 AT32A423 Series Reference Manual 9.3.2 Handshake mechanism ............... 124 9.3.3 Arbiter ..................124 9.3.4 Programmable data transfer width ..........124 9.3.5 Errors ..................125 9.3.6 Interrupts ................... 126 DMA multiplexer (DMAMUX) ............126 9.4.1 DMAMUX function overview ............126 9.4.2 DMAMUX overflow interrupts ............128 DMA registers ................
Page 8 AT32A423 Series Reference Manual 11.1 I C instruction ................141 11.2 I C main features ............... 141 11.3 I C function overview ..............141 11.4 I C interface ................142 11.4.1 I C timing control ............... 144 11.4.2 Data transfer management ............145 11.4.3 I...
Page 9 AT32A423 Series Reference Manual 12.3.2 Configuration procedure ............. 176 12.4 USART frame format and configuration ........179 12.5 DMA transfer introduction ............181 12.5.1 Transmission using DMA ............181 12.5.2 Reception using DMA ..............182 12.6 Baud rate generation ..............182 12.6.1 Introduction................
Page 10 AT32A423 Series Reference Manual 13.2.2 Full-duplex/half-duplex selector ..........198 13.2.3 Chip select controller ..............200 13.2.4 SPI_SCK controller ..............201 13.2.5 CRC ..................201 13.2.6 DMA transfer ................202 13.2.7 TI mode ..................202 13.2.8 Transmitter ................203 13.2.9 Receiver ..................203 13.2.10 Motorola mode ................
Page 11 AT32A423 Series Reference Manual 14.1 Basic timer (TMR6 and TMR7) ............ 222 14.1.1 TMR6 and TMR7 introduction ............222 14.1.2 TMR6 and TMR7 main features ........... 222 14.1.3 TMR6 and TMR7 functional overview ........... 222 14.1.3.1 Counting clock ..............222 14.1.3.2 Counting mode ..............
Page 12 AT32A423 Series Reference Manual 14.2.4.11 Frequency division value (TMRx_DIV) ........ 251 14.2.4.12 Period register (TMRx_PR) ..........251 14.2.4.13 Channel 1 data register (TMRx_C1DT) ....... 251 14.2.4.14 Channel 2 data register (TMRx_ C2DT) ....... 252 14.2.4.15 Channel 3 data register (TMRx_C3DT) ....... 252 14.2.4.16...
Page 13 AT32A423 Series Reference Manual 14.4.1 TMRx introduction ..............278 14.4.2 TMRx main features ..............278 14.4.3 TMRx functional overview ............278 14.4.3.1 Counting clock ..............278 14.4.3.2 Counting mode ..............279 14.4.3.3 TMR input function ..............282 14.4.3.4 TMR output function .............. 283 14.4.3.5 TMR brake function ...............
Page 14 AT32A423 Series Reference Manual 14.5.4 TMR1 registers ................314 14.5.4.1 TMR1 control register1 (TMR1_CTRL1) ........314 14.5.4.2 TMR1 control register2 (TMR1_CTRL2) ........315 14.5.4.3 TMR1 slave timer control register (TMR1_STCTRL) ....316 14.5.4.4 TMR1 DMA/interrupt enable register (TMR1_IDEN) ....317 14.5.4.5 TMR1 interrupt status register (TMR1_ISTS) ......
Page 15 AT32A423 Series Reference Manual 16.3 WDT functional overview ............331 16.4 Debug mode ................332 16.5 WDT registers ................332 16.5.1 Command register (WDT_CMD) ..........333 16.5.2 Divider register (WDT_DIV) ............333 16.5.3 Reload register (WDT_RLD) ............333 16.5.4 Status register (WDT_STS) ............333 16.5.5 Window register (WDT_WIN) ............
Page 16 AT32A423 Series Reference Manual 17.4.13 ERTC time stamp date register (ERTC_TSDT) ......348 17.4.14 ERTC time stamp subsecond register (ERTC_TSSBS ) ....348 17.4.15 ERTC smooth calibration register (ERTC_SCAL) ....... 348 17.4.16 ERTC tamper configuration register (ERTC_TAMP) ....349 17.4.17 ERTC alarm clock A subsecond register (ERTC_ALASBS) ..350 17.4.18 ERTC alarm clock B subsecond register (ERTC_ALBSBS) ..
Page 17 AT32A423 Series Reference Manual 18.5.2 ADC control register1 (ADC_CTRL1) ........... 363 18.5.3 ADC control register2 (ADC_CTRL2) ........... 365 18.5.4 ADC sampling time register 1 (ADC_SPT1) ........366 18.5.5 ADC sampling time register 2 (ADC_SPT2) ........368 18.5.6 ADC preempted channel data offset register x (ADC_PCDTOx) (x=1..4) 18.5.7 ADC voltage monitoring high threshold register (ADC_VMHB) ..
Page 18 AT32A423 Series Reference Manual 19.5.4 DAC1 12-bit left-aligned data holding register (DAC_D1DTH12L) .. 382 19.5.5 DAC1 8-bit right-aligned data holding register (DAC_D1DTH8R) ... 382 19.5.6 DAC2 12-bit right-aligned data holding register (DAC_D2DTH12R) 382 19.5.7 DAC2 12-bit left-aligned data holding register (DAC_D2DTH12L) .. 382 19.5.8 DAC2 8-bit right-aligned data holding register (DAC_D2DTH8R) ...
Page 19 AT32A423 Series Reference Manual 20.7.1.5 CAN receive FIFO 1 register (CAN_RF1) ........ 403 20.7.1.6 CAN interrupt enable register (CAN_INTEN) ......403 20.7.1.7 CAN error status register (CAN_ESTS) ........405 20.7.1.8 CAN bit timing register (CAN_BTMG) ........405 20.7.2 CAN mailbox registers ..............406 20.7.2.1 Transmit mailbox identifier register (CAN_TMIx) (x=0..2) ..
Page 20 AT32A423 Series Reference Manual 21.5.3.1 Host initialization ..............415 21.5.3.2 OTGFS channel initialization ..........416 21.5.3.3 Halting a channel ..............416 21.5.3.4 Queue depth ................. 416 21.5.3.5 Special cases ............... 418 21.5.3.6 Host HFIR feature ..............418 21.5.3.7 Initialize bulk and control IN transfers ........420 21.5.3.8 Initialize bulk and control OUT/SETUP transfers ......
Page 21 AT32A423 Series Reference Manual 21.6.3.2 OTGFS interrupt status control register (OTGFS_GOTGINT) ..453 21.6.3.3 OTGFS AHB configuration register (OTGFS_GAHBCFG) ..453 21.6.3.4 OTGFS USB configuration register (OTGFS_GUSBCFG) ..454 21.6.3.5 OTGFS reset register (OTGFS_GRSTCTL) ......455 21.6.3.6 OTGFS interrupt register (OTGFS_GINTSTS) ......456 21.6.3.7 OTGFS interrupt mask register (OTGFS_GINTMSK) ....
Page 22 AT32A423 Series Reference Manual 21.6.5.2 OTGFS device control register (OTGFS_DCTL) ....... 471 21.6.5.3 OTGFS device status register (OTGFS _DSTS) ......472 21.6.5.4 OTGFS device OTGFSIN endpoint common interrupt mask register (OTGFS_DIEPMSK) ................473 21.6.5.5 OTGFS device OUT endpoint common interrupt mask register (OTGFS_DOEPMSK) ................
Page 23 AT32A423 Series Reference Manual 22.3 Interrupt requests ..............486 22.4 Functional description ..............486 22.5 Principle..................488 22.6 Register description ..............489 22.6.1 ACC register map ............... 489 22.6.2 Status register (ACC_STS) ............489 22.6.3 Control register 1 (ACC_CTRL1) ..........489 22.6.4 Control register 2 (ACC_CTRL2) ..........
Page 24 AT32A423 Series Reference Manual 25.3 I/O pin control................507 25.4 DEGUB registers ............... 507 25.4.1 DEBUG device ID (DEBUG_IDCODE) .......... 508 25.4.2 DEBUG control register (DEBUG_CTRL) ........508 25.4.3 DEBUG APB1 pause register (DEBUG_ APB1_PAUSE) ....509 25.4.4 DEBUG APB2 pause register (DEBUG_ APB2_PAUSE) ....511 25.4.5 DEBUG SERIES ID register (DEBUG_SER_ID) ......
Page 25 AT32A423 Series Reference Manual List of figures Figure 1-1 AT32A423 series microcontrollers system architecture ............. 34 ® Figure 1-2 Internal block diagram of Cortex -M4F ..................35 Figure 1-3 Comparison between bit-band region and its alias region: image A ......... 36 Figure 1-4 Comparison between bit-band region and its alias region: image B .........
Page 26 AT32A423 Series Reference Manual Figure 11-15 SMBus master transmission flow ..................159 Figure 11-16 SMBus master transmission timing ..................160 Figure 11-17 SMBus master receive flow ....................160 Figure 11-18 SMBus master receive timing ....................161 Figure 11-19 SMBus slave transmission flow .................... 163 Figure 11-20 SMBus slave transmission timing ..................
Page 27 AT32A423 Series Reference Manual Figure 13-24 I S interrupts ......................... 215 Figure 14-1 Basic timer block diagram ...................... 222 Figure 14-2 Control circuit with CK_INT divided by 1 ................222 Figure 14-3 Basic structure of a counter ....................223 Figure 14-4 Overflow event when PRBEN=0 .................... 223 Figure 14-5 Overflow event when PRBEN=1 ....................
Page 28 AT32A423 Series Reference Manual Figure 14-45 Overflow event when PRBEN=0 ..................257 Figure 14-46 Overflow event when PRBEN=1 ..................257 Figure 14-47 Counter timing diagram with internal clock divided by 4 ............. 257 Figure 14-48 Counter timing diagram with internal clock divided by 1 and TMRx_PR=0x32....258 Figure 14-49 OVFIF in upcounting mode and central-aligned mode ............
Page 29 AT32A423 Series Reference Manual Figure 14-90 Counter timing with prescaler value changing from 1 to 4 ..........300 Figure 14-91 Basic structure of a counter ....................301 Figure 14-92 Overflow event when PRBEN=0 ..................301 Figure 14-93 Overflow event when PRBEN=1 ..................301 Figure 14-94 Counter timing diagram with internal clock divided by 4 .............
Page 30 AT32A423 Series Reference Manual Figure 20-1 Bit timing ..........................385 Figure 20-2 Frame type ..........................387 Figure 20-3 Transmit interrupt generation ....................388 Figure 20-4 Receive interrupt 0 generation ....................388 Figure 20-5 Receive interrupt 1 generation ....................388 Figure 20-6 Status error interrupt generation .................... 388 Figure 20-7 CAN block diagram ........................
Page 31 Table 1-1 Bit-band address mapping in SRAM ................... 37 Table 1-2 Bit-band address mapping in the peripheral area ............... 37 Table 1-3 AT32A423 series vector table ...................... 38 Table 1-4 List of abbreviations for registers ....................43 Table 1-5 Base address and reset value of registers .................. 43 Table 2-1 Flash memory organization (256 KB) ..................
Page 32 AT32A423 Series Reference Manual Table 12-3 Data sampling over valid data and noise detection ..............185 Table 12-4 Maximum allowable deviation ....................185 Table 12-5 USART interrupt requests ......................187 Table 12-6 USART register map and reset value ..................188 Table 13-1 Audio frequency precision using system clock ................
Page 33 AT32A423 Series Reference Manual Table 24-5 Data access width vs. external memory data width ..............496 Table 24-6 NOR/PSRAM parameter registers................... 497 Table 24-7 Multiplexed mode — SRAM/NOR Flash chip select control register ........497 Table 24-8 Multiplexed mode—SRAM/NOR Flash chip select timing register (XMC_BK1TMG) configuration ................................
Page 34: System Architecture
AT32A423 Series Reference Manual System architecture ® ® AT32A423 series microcontrollers consist of 32-bit ARM Cortex -M4F processor, multiple 16-bit and 32-bit timers, infrared transmitter (IRTMR), DMA controller, ERTC, communication interfaces such as SPI, I C and USART, CAN bus controller, external memory controller (XMC), USB2.0 OTG full-speed interface, HICK with automatic clock calibration (ACC), 12-bit ADC, 12-bit DAC, programmable voltage ®...
Page 35: System Overview
AT32A423 Series Reference Manual 1.1 System overview ® 1.1.1 ARM Cortex -M4F processor ® Cortex -M4 processor is a low-power consumption processor featuring with low gate count, low interrupt latency and low-cost debug. It supports DSP instruction set and FPU, and it is applicable to deeply ®...
Page 36: Figure 1-3 Comparison Between Bit-Band Region And Its Alias Region: Image A
AT32A423 Series Reference Manual Figure 1-3 Comparison between bit-band region and its alias region: image A 0x200F_FFFC 0x2000_0000 bitband region address (total 1M bytes) 0x2000_0008 0x2000_0004 0x2000_0000 0x2000_0080 0x2000_002C 0x2000_0010 0x2000_0000 bitband alias region address Figure 1-4 Comparison between bit-band region and its alias region: image B...
Page 37: Table 1-1 Bit-Band Address Mapping In Sram
AT32A423 Series Reference Manual Table 1-1 shows the mapping between bit-band region and alias region in SRAM: Table 1-1 Bit-band address mapping in SRAM Bit-band region Equivalent alias address 0x2000_0000.0 0x2200_0000.0 0x2000_0000.1 0x2200_0004.0 0x2000_0000.2 0x2200_0008.0 … … 0x2000_0000.31 0x2200_007C.0 0x2000_0004.0 0x2200_0080.0...
Page 38: Interrupt And Exception Vectors
AT32A423 Series Reference Manual 1.1.3 Interrupt and exception vectors Table 1-3 AT32A423 series vector table Pos. Priority Priority type Name Description Address Reserved 0x0000_0000 Fixed Reset Reset 0x0000_0004 Non-maskable interrupt Fixed CRM clock fail detector (CFD) is linked to 0x0000_0008...
Page 39 AT32A423 Series Reference Manual Configurable ADC ADC global interrupt 0x0000_0088 Configurable CAN1_TX CAN1 sent interrupt 0x0000_008C Configurable CAN1_RX0 CAN1 received 0 interrupt 0x0000_0090 Configurable CAN1_RX1 CAN1 received 1 interrupt 0x0000_0094 Configurable CAN_SE CAN status error interrupt 0x0000_0098 Configurable EXINT9_5 EXINT line [9:5] interrupt...
Page 40 AT32A423 Series Reference Manual Configurable USART4 USART4 global interrupt 0x0000_0110 Configurable USART5 USART5 global interrupt 0x0000_0114 TMR6 global interrupt Configurable TMR6_DAC 0x0000_0118 DAC1 DAC2 underflow error interrupt Configurable TMR7 TMR7 global interrupt 0x0000_011C Configurable DMA2 channel 1 DMA2 channel 1 global interrupt...
Page 41: System Tick (Systick)
AT32A423 Series Reference Manual 0x0000_0198 0x0000_019C 0x0000_01A0 0x0000_01A4 0x0000_01A8 0x0000_01AC 0x0000_01B0 0x0000_01B4 Configurable DMAMUX DMAMUX overflow interrupt 0x0000_01B8 0x0000_01BC 0x0000_01C0 0x0000_01C4 0x0000_01C8 0x0000_01CC 0x0000_01D0 0x0000_01D4 0x0000_01D8 Configurable ACC ACC global interrupt 0x0000_01DC 1.1.4 System Tick (SysTick) The System Tick is a 24-bit downcounter. It will be reloaded with the initial value automatically when it is decremented to zero.
Page 42: Figure 1-6 Example Of Msp And Pc Initialization
0x0000_0000 0x2000_8000 In the AT32A423 series, the main Flash memory, boot memory or SRAM can be remapped to the CODE area between 0x0000_0000 and 0x07FF_FFFF. The nBOOT1 corresponds to the value of the bit nBOOT1 in the SSB of the User System Data (USD). nBOOT1 and BOOT0 are used to set the specific memory from which CODE starts.
Page 43: List Of Abbreviations For Registers
AT32A423 Series Reference Manual 1.2 List of abbreviations for registers Table 1-4 List of abbreviations for registers Register type Description Software can read and write to this bit. Software can only read this bit. Software can only write to this bit. Reading it returns to its reset value.
Page 44: Memory Resources
0x0000_0000 0x0000_0000 2.2 Flash memory AT32A423 series provide up to 256 KB of on-chip Flash memory, supporting a single-cycle 32-bit read operation. Refer to Chapter 5 for more details about Flash memory controller and register configuration. Flash memory organization (256 KB) The main memory contains bank 1 (256 Kbytes), including 128 sectors, 2 Kbytes per sector.
Page 45: Table 2-1 Flash Memory Organization (256 Kb)
AT32A423 Series Reference Manual Table 2-1 Flash memory organization (256 KB) Bank Name Address range 0x0800 0000 – 0x0800 07FF Sector 0 0x0800 0800 – 0x0800 0FFF Sector 1 0x0800 1000 – 0x0800 17FF Sector 2 Bank1 0x0800 1800 – 0x0800 1FFF...
Page 46: Sram Memory
AT32A423 Series Reference Manual 2.3 SRAM memory The AT32A423 series contain a 48-KB on-chip SRAM that starts at the address of 0x2000_0000. It can be accessed by bytes, half-words (16 bits) or words (32 bits). 2.4 Peripheral address map Table 2-4 Peripheral boundary address...
Page 47 AT32A423 Series Reference Manual 0x4001 3800 - 0x4001 3BFF SCFG 0x4001 3400 - 0x4001 37FF Reserved 0x4001 3000 - 0x4001 33FF SPI1/I2S1 0x4001 2400 - 0x4001 2FFF Reserved 0x4001 2000 - 0x4001 23FF 0x4001 1800 - 0x4001 1FFF Reserved 0x4001 1400 - 0x4001 17FF...
Page 48 AT32A423 Series Reference Manual 0x4000 0800 - 0x4000 0BFF TMR4 timer 0x4000 0400 - 0x4000 07FF TMR3 timer 0x4000 0000 - 0x4000 03FF TMR2 timer 2024.04.25 Page 48 Rev 2.00...
Page 49: Power Control (Pwc)
AT32A423 Series Reference Manual Power control (PWC) 3.1 Introduction For AT32A423 series, its operating voltage supply is 2.4 V ~ 3.6 V, with a temperature range of -40~+105 C. To reduce power consumption, this series provides three types of power saving modes, including Sleep, Deepsleep and Standby modes so as to achieve the best tradeoff among the conflicting demands of CPU operating time, speed and power consumption.
Page 50: Power Voltage Monitor (Pvm)
AT32A423 Series Reference Manual Figure 3-2 Power-on reset/Low voltage reset waveform hysteresis Temporization tRESTTEMPO Reset 3.4 Power voltage monitor (PVM) The PVM is used to monitor the power supply variations. It is enabled by setting the PVMEN bit in the power control register (PWC_CTRL), and the threshold value for voltage monitor is selected with the PVMSEL[2:0].
Page 51: Power Domain
PWC_LDOOV register. The maximum operating frequency for the system depends on the selected output voltage. Refer to AT32A423 Series Datasheet for details. Note: The LDO output voltage is changeable only when the HEXT or HICK is used as system clock.
Page 52 AT32A423 Series Reference Manual  Enabling a peripheral interrupt (it is not enabled in the NVIC) and enabling the SEVONPEND bit. When the MCU resumes, the peripheral interrupt pending bit and NVIC channel pending bit must be cleared.  Configuring an internal EXINT line as an event mode to generate a wakeup event.
Page 53: Pwc Registers
AT32A423 Series Reference Manual The MCU exits the Standby mode when a rising edge on the WKUP pin, a rising edge of an ERTC alarm event, an ERTC tamper event, ERTC timestamp, ERTC periodic automatic wakeup, an external reset (NRST pin) or a WDT reset occurs.
Page 54: Power Control/Status Register (Pwc_Ctrlsts)
AT32A423 Series Reference Manual 0: Enter Deepsleep mode 1: Enter Standby mode Voltage regulator state select when Deepsleep mode Bit 0 VRSEL 0: Enabled 1: Low-power consumption mode 3.7.2 Power control/status register (PWC_CTRLSTS) Abbr. Reset value Type Description Bit 31:15...
Page 55: Ldo Output Voltage Select Register (Pwc_Ldoov)
AT32A423 Series Reference Manual 3.7.3 LDO output voltage select register (PWC_LDOOV) Abbr. Reset value Type Description Bit 31:5 Reserved 0x0000000 resd Kept at its default value. Voltage regulator extra low power mode enable This bit works together with the LPSEL...
Page 56: Clock And Reset Manage (Crm)
AT32A423 Series Reference Manual Clock and reset manage (CRM) 4.1 Clock AT32A423 series provide different clock sources: HEXT oscillator clock, HICK oscillator clock, PLL clock, LEXT oscillator clock and LICK oscillator clock.  HEXT (high speed external crystal)  HICK (high speed internal clock) ...
Page 57 HICK clock is 48 MHz. Although it is less accurate, its startup time is shorter than the HEXT crystal oscillator. The HICK clock frequency of each device is calibrated by ARTERY to ± 1% accuracy (25° C) in factory. The factory-trimmed value is loaded in the HICKCAL[7: 0] bit of the clock control register. The RC oscillator speed may be affected by voltage or temperature variations.
Page 58: System Clock
AT32A423 Series Reference Manual 30 kHz and 60 kHz. It acts as a clock source that can be kept running in Deepsleep mode and Standby mode for watchdog and auto wakeup unit. The LICK clock signal is not released before it becomes stable.
Page 59: Interrupts
If a failure is detected on the HEXT clock, the CFD interrupt is generated. Such interrupt is directly linked to CPU NMI. 4.2 Reset 4.2.1 System reset AT32A423 series provide the following system reset sources:  NRST reset: on the external NRST pin  WDT reset: watchdog overflow ...
Page 60: Crm Registers
AT32A423 Series Reference Manual 4.3 CRM registers These peripheral registers have to be accessed by bytes (8 bits), half-words (16 bits) or words (32 bits). Table 4-1 CRM register map and reset values Register Offset Reset value CRM_CTRL 0x000 0x0000 XX83...
Page 61: Pll Clock Configuration Register (Crm_Pllcfg)
AT32A423 Series Reference Manual Clock failure detection enable Bit 19 CFDEN 0: Disabled 1: Enabled High speed external crystal bypass This bit can be set by software only when the HEXT is Bit 18 HEXTBYPS disabled. 0: Disabled 1: Enabled High speed external crystal stable This bit is set by hardware after HEXT becomes stable.
Page 62: Clock Configuration Register (Crm_Cfg)
AT32A423 Series Reference Manual PLL post-division PLL_FR range (0~5) 000: PLL post-division=1 001: PLL post-division=2 010: PLL post-division=4 011: PLL post-division=8 Bit 18:16 PLL_FR 100: PLL post-division=16 101: PLL post-division=32 Others: Reserved Attention should be paid to the correlation between the PLL_FR value and post-division factor.
Page 63 AT32A423 Series Reference Manual Clock output division1 0xx: CLKOUT 100: CLKOUT/2 Bit 29:27 CLKOUTDIV1 101: CLKOUT/3 110: CLKOUT/4 111: CLKOUT/5 Kept at its default value. Bit 26:21 Reserved 0x00 resd HEXT division for ERTC clock This field is set and cleared by software to divide the HEXT for ERTC clock.
Page 64: Clock Interrupt Register (Crm_Clkint)
AT32A423 Series Reference Manual 4.3.4 Clock interrupt register (CRM_CLKINT) Access: 0 wait state, accessible by words, half-words and bytes. Abbr. Reset value Type Description Kept at its default value. Bit 31:24 Reserved 0x00 resd Clock failure detection interrupt clear Writing 1 by software to clear CFDF.
Page 65: Ahb Peripheral Reset Register 1 (Crm_Ahbrst1)
AT32A423 Series Reference Manual 0: LEXT is not ready 1: LEXT is ready LICK stable flag Set by hardware. Bit 0 LICKSTBLF 0: LICK is not ready 1: LICK is ready 4.3.5 AHB peripheral reset register 1 (CRM_AHBRST1) Access: 0 wait state, accessible by words, half-words and bytes.
Page 66: Ahb Peripheral Reset Register 3 (Crm_Ahbrst3)
AT32A423 Series Reference Manual 4.3.7 AHB peripheral reset register 3 (CRM_AHBRST3) Access: 0 wait state, accessible by words, half-words and bytes. Abbr. Reset value Type Description Kept at its default value. Bit 31:1 Reserved 0x00000000 resd XMC reset 0: Does not reset XMC...
Page 67: Apb2 Peripheral Reset Register (Crm_Apb2Rst)
AT32A423 Series Reference Manual Window watchdog reset 0: Does not reset window watchdog Bit 11 WWDTRST 1: Reset window watchdog Kept at its default value. Bit 10:9 Reserved resd Timer14 reset 0: Does not reset Timer14 Bit 8 TMR14RST 1: Reset Timer14...
Page 68: Ahb Peripheral Clock Enable Register 1 (Crm_Ahben1)
AT32A423 Series Reference Manual 1: Reset USART6 USART1 reset 0: Does not reset USART1 Bit 4 USART1RST 1: Reset USART1 Kept at its default value. Bit 3:1 Reserved resd TMR1 timer reset 0: Does not reset TMR1 Bit 0 TMR1RST 1: Reset TMR1 4.3.10 AHB peripheral clock enable register 1 (CRM_AHBEN1)
Page 69: Ahb Peripheral Clock Enable Register 3 (Crm_Ahben3)
AT32A423 Series Reference Manual 4.3.12 AHB peripheral clock enable register 3 (CRM_AHBEN3) Access: 0 wait state, accessible by words, half-words and bytes. Abbr. Reset value Type Description Kept at its default value. Bit 31:1 Reserved 0x00000000 resd XMC clock enable...
Page 70: Apb2 Peripheral Clock Enable Register (Crm_Apb2En)
AT32A423 Series Reference Manual 1: Enabled Kept at its default value. Bit 10:9 Reserved resd Timer14 clock enable 0: Disabled Bit 8 TMR14EN 1: Enabled Timer13 clock enable 0: Disabled Bit 7 TMR13EN 1: Enabled Timer12 clock enable 0: Disabled...
Page 71: 15Ahb Peripheral Clock Enable In Low Power Mode Register ( Crm_Ahblpen1)
AT32A423 Series Reference Manual 0: Disabled 1: Enabled Kept at its default value. Bit 3:1 Reserved resd TMR1 timer clock enable 0: Disabled Bit 0 TMR1EN 1: Enabled 4.3.15 AHB peripheral clock enable in low power mode register (CRM_AHBLPEN1) Access: 0 wait state, accessible by words, half-words and bytes.
Page 72: (Crm_Ahblpen2)
AT32A423 Series Reference Manual 4.3.16 AHB peripheral clock enable in low power mode register 2 (CRM_AHBLPEN2) Access: 0 wait state, accessible by words, half-words and bytes. Abbr. Reset value Type Description Kept at its default value. Bit 31:8 Reserved 0x000000...
Page 73: Apb2 Peripheral Clock Enable In Low Power Mode Register
AT32A423 Series Reference Manual USART3 clock enable in Sleep mode 0: Disabled Bit 18 USART3LPEN 1: Enabled USART2 clock enable in Sleep mode 0: Disabled Bit 17 USART2LPEN 1: Enabled Kept at its default value. Bit 16 Reserved resd SPI3 clock enable in Sleep mode...
Page 74: Peripheral Independent Clock Select Register (Crm_Piclks)
AT32A423 Series Reference Manual Kept at its default value. Bit 15 Reserved resd SCFG clock enable in Sleep mode 0: Disabled Bit 14 SCFGLPEN 1: Enabled Kept at its default value. Bit 13 Reserved resd SPI1 clock enable in Sleep mode...
Page 75: Control/Status Register (Crm_Ctrlsts)
AT32A423 Series Reference Manual Abbr. Reset value Type Description Kept at its default value. Bit 31:17 Reserved 0x0000 resd Battery powered domain software reset 0: Does not reset battery powered domain software Bit 16 BPDRST 1: Reset battery powered domain software...
Page 76: Additional Register 1 (Crm_Misc1)
AT32A423 Series Reference Manual 0: No effect 1: Clear the reset flag Bit 23:2 Reserved 0x000000 resd Kept at its default value. LICK stable Bit 1 LICKSTBL 0: LICK is not ready 1: LICK is ready LICK enable Bit 0...
Page 77: Additional Register 2 (Crm_Misc2)
AT32A423 Series Reference Manual 4.3.24 Additional register 2 (CRM_MISC2) Access: 0 wait state, accessible by words, half-words and bytes. Abbr. Reset value Type Description Bit 31:22 Reserved 0x000 resd Kept at its default value. HEXT as system clock frequency division...
Page 78: Flash Memory Controller (Flash)
AT32A423 Series Reference Manual Flash memory controller (FLASH) 5.1 FLASH introduction Flash memory is divided into three parts: main Flash memory, information block and Flash memory registers.  Main Flash memory is up to 256 KB.  Information block consists of 20 KB bootloader and the user system data area. The bootloader uses USART1, USART2 or USB serial interface for ISP programming.
Page 79: Table 5-4 User System Data Area
AT32A423 Series Reference Manual Each system data occupies two bytes, where the low byte corresponds to the contents in the system data area and the high byte represents the inverse code that is used to verify the correctness of the selected bit.
Page 80: Flash Memory Operation
AT32A423 Series Reference Manual EPP3[7:0]: Flash erase/write protection byte 3 (in the FLASH_EPPS[31:24]) Bit [6:0] is used to protect sector48~sector61 of the main Flash memory (256 KB) and sector96~sector123 of the main Flash memory (128 KB). Each bit takes care of 4 KB sectors.
Page 81: Figure 5-1 Flash Memory Sector Erase Process
AT32A423 Series Reference Manual Figure 5‑1 Flash memory sector erase process Start Check the OBF bit in FLASH_STS OBF = 0 ? Write the erased sector address to FLASH_ADDR Set SECERS = 1 and ERSTR =1 in FLASH_CTRL Check the OBF bit in FLASH_STS...
Page 82: Programming Operation
AT32A423 Series Reference Manual 1) When the boot memory is configured as the Flash memory extension area, performing mass-erase operation erases automatically the entire the entire Flash memory and its extension area. 2) Read access during erase operation halts the CPU and waits until the completion of erase.
Page 83: Figure 5-3 Flash Memory Programming Process
AT32A423 Series Reference Manual 1) When the address to be written is not erased in advance, the programming operation is not executed unless the data to be written is all 0. In this case, a programming error is reported by the PRGMERR bit in the FLASH_STS register.
Page 84: Read Operation
AT32A423 Series Reference Manual 5.2.4 Read operation Flash memory can be accessed through AHB bus of the CPU. 5.3 Main Flash memory extension area Boot memory can also be programmed as the extension area of the main Flash memory to store user- application code.
Page 85: Programming Operation
AT32A423 Series Reference Manual Figure 5‑4 System data area erase process Start Check the OBF bit in FLASH_STS OBF = 0? Set USDERS = 1 and ERSTR =1 in FLASH_CTRL Check the OBF bit in FLASH_STS OBF = 0 ? Read ODF bit in FLASH_STS 5.4.3...
Page 86: Read Operation
AT32A423 Series Reference Manual Figure 5‑5 System data area programming process Start Check the OBF bit in FLASH_STS OBF = 0? Set the USDPRGM bit = 1 in FLASH_CTRL Write word/half-word (32bits/16 bits) data Check the OBF bit in FLASH_STS...
Page 87: Access Protection
AT32A423 Series Reference Manual 5.5.1 Access protection Flash memory access protection is divided into two parts: high-level and low level. Once enabled, only the Flash program is allowed to read Flash memory data. This read operation is not permitted in debug mode or by booting from non-Flash memory.
Page 88: Read Access
AT32A423 Series Reference Manual  When the Flash access protection is enabled, the sector0~sector1 in the 256 KB main Flash memory and sector0~sector3 in the 128 KB/64 KB Flash memory will be protected against erase/program automatically;  When the Flash access protection is enabled, the main Flash memory is protected against sector erase and programming operation when it is the main Flash memory and its extension area are in debug mode or when it boots from non-main Flash memory.
Page 89: Boot Memory Used As Flash Memory Extension
AT32A423 Series Reference Manual  Perform system reset, and then reload security library setting word.  Read the SLIB_STS0/STS1 register to verify the security library settings. Note: The main Flash memory and its extension area cannot be set as security library at the same time.
Page 90: Flash Performance Select Register (Flash_Psr)
AT32A423 Series Reference Manual FLASH_ADDR 0x14 0x0000 0000 FLASH_USD 0x1C 0x03FF FFFC FLASH_EPPS 0x20 0xFFFF FFFF SLIB_STS0 0x74 0x00FF 0000 SLIB_STS1 0x78 0xFFFF FFFF SLIB_PWD_CLR 0x7C 0xFFFF FFFF SLIB_MISC_STS 0x80 0x0000 0000 FLASH_CRC_ADDR 0x84 0x0000 0000 FLASH_CRC_CTRL 0x88 0x0000 0000...
Page 91: Flash Unlock Register (Flash_Unlock)
AT32A423 Series Reference Manual 5.8.2 Flash unlock register (FLASH_UNLOCK) Abbr. Reset value Type Description Unlock key value Bit 31:0 UKVAL 0xXXXX XXXX This is used to unlock the Flash memory and its extension area. Note: All these bits are write-only, and return 0 when being read.
Page 92: Flash Address Register (Flash_Addr)
AT32A423 Series Reference Manual User system data program Bit 4 USDPRGM It indicates the user system data program. Bank erase Bit 2 BANKERS It indicates bank erase operation. Sector erase Bit 1 SECERS It indicates sector erase operation. Flash program...
Page 93: Flash Security Library Status Register 0 (Slib_Sts0)
AT32A423 Series Reference Manual 5.8.9 Flash security library status register 0 (SLIB_STS0) For Flash security library only. Abbr. Reset value Type Description Bit 31:24 Reserved 0x00 resd Kept at its default value. Extension memory sLib instruction start sector 00000000: Sector 0...
Page 94: Security Library Password Clear Register (Slib_Pwd_Clr)
AT32A423 Series Reference Manual 00001111111: Sector 127 (the last sector of 256KB/128KB main Flash memory) 5.8.11 Security library password clear register (SLIB_PWD_CLR) For Flash security library only. Abbr. Reset value Type Description sLib password clear value This register is used to key in a correct sLib password in...
Page 95: Flash Crc Check Result Register (Flash_Crc_Chkr)
AT32A423 Series Reference Manual 5.8.15 Flash CRC check result register (FLASH_CRC_CHKR) For the main Flash memory and its extension area. Abbr. Reset value Type Description Bit 31:0 CRC_CHKR 0x0000 0000 CRC check result Note: All these bits are read-only, and return no response when being written.
Page 96: Flash Extension Memory Security Library Setting Register (Em_Slib_Set)
AT32A423 Series Reference Manual 5.8.18 Flash extension memory security library setting register (EM_SLIB_SET) For Flash extension area only. Abbr. Reset value Type Description Bit 31:24 Reserved 0x00 resd Kept at its default value. Extension memory sLib instruction start sector setting It is used to set the security library instruction area start sector.
Page 97: Gpios And Iomux
GPIOs and IOMUX 6.1 Introduction AT32A423 series supports up to 87 bidirectional I/O pins, namely PA0-PA15, PB0-PB15, PC0-PC15, PD0-PD15, PE0-PE15, PF0-PF2 PF6 PF8-PF10. Each of these pins features communication, control and data collection. In addition, their main features also include: ...
Page 98: Gpio Reset Status
AT32A423 Series Reference Manual 6.2.2 GPIO reset status After power-on or system reset, all pins are configured as floating input mode except JATG-related pins. JTAG pin configurations are as follows:  PA15/JTDI, PA13/JTMS and PB4/JNTRST in multiplexed pull-up mode; ...
Page 99: I/O Port Protection
AT32A423 Series Reference Manual When I/O port is configured as output:  Schmitt-trigger input is enabled;  Output through output register;  In opens-drain mode, forced output 0, and use pull-up resistor to output 1;  In push-pull mode, output register is used to output 0/1;...
Page 100: Multiplexed Function Pull-Up/Down Configuration
AT32A423 Series Reference Manual 6.2.8 Multiplexed function pull-up/down configuration Mode IOMC PUPD Multiplexed function floating Multiplexed function pull-down Multiplexed function pull-up When an I/O port is configured as input:  Get an I/O pin state by reading input data register;...
Page 101 AT32A423 Series Reference Manual MUX8 MUX9 MUX10 MUX11 MUX12 MUX13 MUX14 MUX15 USART4_TX EVENTOUT USART4_R EVENTOUT CAN2_RX XMC_D4 EVENTOUT CAN2_TX XMC_D5 EVENTOUT USART6_TX TMR14_CH1 OTGFS_OE XMC_D6 EVENTOUT USART6_R TMR13_CH1C XMC_D7 EVENTOUT USART3_R TMR13_CH1 EVENTOUT TMR14_CH1 EVENTOUT USART2_TX USART7_RX OTGFS_SOF EVENTOUT...
Page 102: Table 6-2 Port B Multiplexed Function Configuration With Gpiob_Mux* Register
AT32A423 Series Reference Manual Table 6-2 Port B multiplexed function configuration with GPIOB_MUX* register MUX0 MUX1 MUX2 MUX3 MUX4 MUX5 MUX6 MUX7 SPI1_MISO / SPI3_MOSI/I2S3_S TMR1_CH2C TMR3_CH3 USART2_RX I2S1_MCK SPI1_MOSI / TMR1_CH3C TMR3_CH4 SPI2_SCK/I2S2_CK USART2_CK I2S1_SD SPI3_MOSI/I2S3_S TMR2_CH4 TMR3_EXT I2C3_SMBA...
Page 103 AT32A423 Series Reference Manual MUX8 MUX9 MUX10 MUX11 MUX12 MUX13 MUX14 MUX15 USART3_CK EVENTOUT USART3_RTS_ TMR14_CH1 EVENTOUT TMR14_CH1C EVENTOUT USART1_RTS_ USART7_RX USART5_TX EVENTOUT I2S_SDEXT USART7_TX USART5_RX EVENTOUT USART5_RTS_D USART5_RX CAN2_RX EVENTOUT USART5_TX CAN2_TX USART4_CK EVENTOUT USART4_CTS XMC_NADV EVENTOUT USART5_RX CAN1_RX...
Page 104: Table 6-3 Port C Multiplexed Function Configuration With Gpioc_Mux* Register
AT32A423 Series Reference Manual Table 6-3 Port C multiplexed function configuration with GPIOC_MUX* register MUX0 MUX1 MUX2 MUX3 MUX4 MUX5 MUX6 MUX7 I2C3_SCL I2C1_SCL SPI3_MOSI/I2 SPI2_MOSI/I2S2_S I2C3_SDA I2C1_SDA S3_SD SPI2_MISO/I2 I2S_SDEXT S2_MCK SPI2_MOSI/I2 S2_SD TMR9_CH1 I2S1_MCK USART3_TX TMR9_CH2 I2C1_SMBA USART3_RX...
Page 105 AT32A423 Series Reference Manual MUX8 MUX9 MUX10 MUX11 MUX12 MUX13 MUX14 MUX15 USART6_T USART7_TX EVENTOUT USART6_R USART7_RX EVENTOUT USART8_T XMC_NWE EVENTOUT USART8_R XMC_A0 EVENTOUT XMC_NE4 EVENTOUT TMR13_CH1 TMR13_CH1C XMC_NOE EVENTOUT USART6_T USART7_TX XMC_D1 EVENTOUT USART6_R USART7_RX XMC_NADV EVENTOUT USART6_C EVENTOUT...
Page 106: Table 6-4 Port D Multiplexed Function Configuration With Gpiod_Mux* Register
AT32A423 Series Reference Manual Table 6-4 Port D multiplexed function configuration with GPIOD_MUX* register MUX0 MUX1 MUX2 MUX3 MUX4 MUX5 MUX6 MUX7 SPI3_MOSI/I2S3_S SPI2_CS/I2S 2_WS SPI2_CS/I2S SPI2_SCK/I2S2_CK 2_WS USART3_RT TMR3_EXT S_DE SPI2_SCK/I2 SPI2_MISO/I2S2_M USART2_CT S2_CK SPI2_MOSI/I2S2_S USART2_RT S_DE USART2_TX SPI3_MOSI/I2...
Page 107 AT32A423 Series Reference Manual MUX8 MUX9 MUX10 MUX11 MUX12 MUX13 MUX14 MUX15 USART4_R CAN1_RX XMC_D2 EVENTOUT USART4_T CAN1_TX XMC_D3 EVENTOUT USART5_R XMC_NWE EVENTOUT XMC_CLK EVENTOUT XMC_NOE EVENTOUT XMC_NWE EVENTOUT XMC_NWAIT EVENTOUT XMC_NE1 EVENTOUT TMR12_CH2C XMC_D13 EVENTOUT XMC_D14 EVENTOUT USART4_T PD10...
Page 108: Table 6-5 Port E Multiplexed Function Configuration With Gpioe_Mux* Register
AT32A423 Series Reference Manual Table 6-5 Port E multiplexed function configuration with GPIOE_MUX* register MUX0 MUX1 MUX2 MUX3 MUX4 MUX5 MUX6 MUX7 TMR4_EXT TMR1_CH2C TMR3_EXT TMR9_BRK TMR3_CH1 TMR9_CH2C TMR3_CH2 TMR9_CH1C TMR3_CH3 TMR9_CH1 TMR3_CH4 TMR9_CH2 TMR1_EXT TMR1_CH1C TMR1_CH1 PE10 TMR1_CH2C PE11...
Page 109 AT32A423 Series Reference Manual MUX8 MUX9 MUX10 MUX11 MUX12 MUX13 MUX14 MUX15 USART8_R TMR13_CH1 XMC_LB EVENTOUT USART8_T TMR14_CH1 XMC_UB EVENTOUT TMR14_CH1C XMC_A23 EVENTOUT TMR14_BRK XMC_A19 EVENTOUT XMC_A20 EVENTOUT XMC_A21 EVENTOUT XMC_A22 EVENTOUT USART5_C USART7_RX XMC_D4 EVENTOUT USART4_T USART7_TX XMC_D5 EVENTOUT...
Page 110: Peripheral Mux Function Configuration
AT32A423 Series Reference Manual Table 6-6 Port F multiplexed function configuration with GPIOF_MUX* register MUX0 MUX1 MUX2 MUX3 MUX4 MUX5 MUX6 MUX7 TMR1_CH1 I2C1_SDA SPI2_CS / TMR1_CH2C I2C1_SCL I2S2_WS SPI2_SCK/I2 S2_CK TMR2_CH1 I2C2_SCL TMR2_CH2 I2C2_SDA TMR4_CH1 PF10 TMR4_CH2 MUX8 MUX9...
Page 111: External Interrupt/Wake-Up Lines
AT32A423 Series Reference Manual (ERTC_CTRL[23]=1)| (ERTC_CTRL[22:21]!=00)| (ERTC_CTRL[11]=1& PC13 Once enabled, PC13 pin is used as RTC channel. ERTC_TAMP[17]=0)| (ERTC_TAMP[0]=1& ERTC_TAMP[16]=0) (ERTC_CTRL[11]=1& ERTC_TAMP[17]=1)| (ERTC_TAMP[0]=1& Once enabled, PA0 pin is used as TAMPER2_BPR. ERTC_TAMP[16]=1)| (ERTC_TAMP[3]=1) PC14 CMR_BPDC[0]=1 Once enabled, PC14 is used as LEXT channel.
Page 112: Gpio Configuration Register (Gpiox_Cfgr) (X=A
AT32A423 Series Reference Manual 6.3.1 GPIO configuration register (GPIOx_CFGR) (x=A..F) Address offset: 0x00 Reset value: 0xa8000000 for port A, for port , and 0x00000000 for other ports. 0x0000 0280 Abbr. Reset value Type Description GPIOx mode configuration (y=~15) This field is used to configure the GPIOx mode:...
Page 113: Gpio Output Data Register (Gpiox_Odt) (X=A
AT32A423 Series Reference Manual 6.3.6 GPIO output data register (GPIOx_ODT) (x=A..F) Abbr. Reset value Type Description Bit 31:16 Reserved 0x0000 resd Always 0. GPIOx output data Each bit represents an I/O port. Bit 15:0 0x0000 It indicates the output status of I/O port.
Page 114: Gpio Multiplexed Function High Register (Gpiox_Muxh) (X=A
AT32A423 Series Reference Manual 1110: MUX14 1111: MUX15 6.3.10 GPIO multiplexed function high register (GPIOx_MUXH) (x=A..F) Abbr. Reset value Type Description Multiplexed function select for GPIOx pin y (y=8…15) This field is used to configure multiplexed function IOs. 0000: MUX0...
Page 115: System Configuration Controller (Scfg)
AT32A423 Series Reference Manual System configuration controller (SCFG) 7.1 Introduction This device contains a set of system configuration register. The system configuration controller is mainly set to:  Manage the external interrupts connected to the GPIOs  Control the memory mapping mode ...
Page 116 AT32A423 Series Reference Manual Bit 29:3 Reserved 0x0000 000 resd Kept at its default value. PVM lock enable 0: Disconnect the PVM interrupt with TMR1/TMR9/ TMR10/11/12/13/14 brake input. The PVMSEL and PVMEN bits can be modified by software. Bit 2...
Page 117: Scfg External Interrupt Configuration Register 3 (Scfg_Exintc3)
AT32A423 Series Reference Manual 7.2.4 SCFG external interrupt configuration register 2 (SCFG_EXINTC2) Abbr. Reset value Type Description Bit 31:16 Reserved 0x0000 resd Kept at its default value. EXINT7 input source configuration These bits are used to select the input source for the EXINT7 external interrupt.
Page 118 AT32A423 Series Reference Manual Others: Reserved EXINT9 input source configuration These bits are used to select the input source for the EXINT9 external interrupt. 0000: GPIOA pin 9 0001: GPIOB pin 9 Bit 7:4 EXINT9 0010: GPIOC pin 9 0011: GPIOD pin 9...
Page 119: Scfg Ultra High Souring/Sinking Strength (Scfg_Uhdrv)
AT32A423 Series Reference Manual 7.2.7 SCFG ultra high souring/sinking strength (SCFG_UHDRV) Abbr. Reset value Type Description Bit 31:7 Reserved 0x0000 000 resd Kept at its default value. PD13 Ultra high sourcing/sinking strength This bit is written by software to control PD13 PAD sourcing/sinking strength.
Page 120: External Interrupt/Event Controller (Exint)
AT32A423 Series Reference Manual External interrupt/event controller (EXINT) 8.1 EXINT introduction EXINT consists of 25 interrupt lines EXINT_LINE[28:0] (in which 19, 20, 24 and 27 bits are reserved), each of which can generate an interrupt or event by edge detection trigger or software trigger. EXINT...
Page 121: Exint Registers
AT32A423 Series Reference Manual Interrupt initialization procedure Select an interrupt by setting the SCFG_EXINTCx register (this is required if GPIO is used as an interrupt source); Select a trigger mode by setting the EXINT_POLCFG1 and EXINT_POLCFG2 registers; Enable interrupt or event by setting the EXINT_INTEN and EXINT_EVTEN registers;...
Page 122: Polarity Configuration Register 2 (Exint_Polcfg2)
AT32A423 Series Reference Manual 8.3.4 Polarity configuration register 2 (EXINT_POLCFG2) Abbr. Reset value Type Description Bit 31:29 Reserved resd Forced to 0 by hardware. Falling polarity event configuration bit of line x These bits are used to select a falling edge to trigger an interrupt and event on line x.
Page 123: Dma Controller (Dma)
AT32A423 Series Reference Manual DMA controller (DMA) 9.1 Introduction Direct memory access (DMA) controller is designed for high speed data transmission between peripherals and memory or between memories. The data can be transmitted through DMA at a high speed without CPU interference, which saves CPU capacity.
Page 124: Handshake Mechanism
AT32A423 Series Reference Manual Programmable data transfer size is up to 65535. This value is decremented after each data transfer. Configure the channel setting in the DMA_CHCTRLx register Including channel priority, data transfer direction/width, address incremented mode, circular mode and...
Page 125: Errors
AT32A423 Series Reference Manual Figure 9-3 PWIDTH: byte, MWIDTH: half-word 4-word FIFO AHB Read Sequence AHB Write Sequence HW3 HW2 HW1 HW0 Half-word2 Half-word0 Half-word3 Half-word1 Figure 9-4 PWIDTH: half-word, MWIDTH: word 4-word FIFO AHB Read Sequence AHB Write Sequence...
Page 126: Interrupts
AT32A423 Series Reference Manual 9.3.6 Interrupts An interrupt can be generated on a DMA half-transfer, transfer complete and transfer error. Each channel has its specific interrupt flag, clear and enable bits, as shown in the table below Table 9-2 DMA interrupts...
Page 127: Table 9-3 Flexible Dma1 / Dma2 Request Mapping
AT32A423 Series Reference Manual Table 9-3 Flexible DMA1 / DMA2 request mapping CHx_ CHx_ CHx_ CHx_ Request source Request source Request source Request source DMA_MUXREQG1 33 USART5_TX TMR3_OVERFLOW 97 TMR12_TRIG DMA_MUXREQG2 34 reserved TMR3_TRIG TMR12_HALL DMA_MUXREQG3 35 reserved TMR4_CH1 reserved...
Page 128: Dmamux Overflow Interrupts
AT32A423 Series Reference Manual Table 9-4 DMAMUX EXINT LINE for trigger input and synchronized input EXINT EXINT EXINT EXINT Source Source Source Source LINE LINE LINE LINE reserved exint_gpio[0] exint_gpio[8] DMA_MUXevt1 DMA_MUXevt2 reserved exint_gpio[1] exint_gpio[9] DMA_MUXevt3 reserved exint_gpio[2] exint_gpio[10] DMA_MUXevt4...
Page 129: Dma Registers
AT32A423 Series Reference Manual Figure 9-8 DMAMUX event generation Selected all_req[n] chx_mux_req SYNCEN EVTGEN mux_req_cnt mux_evtx SYNCEN = 0, EVTGEN = 1, REQCNT = 2 9.5 DMA registers The table below lists DMA register map and their reset values. These peripheral registers can be accessed by bytes (8 bits), half-words (16 bits) or words (32 bits).
Page 130: Dma Interrupt Status Register (Dma_Sts )
AT32A423 Series Reference Manual DMA_C6PADDR 0x74 0x0000 0000 DMA_C6MADDR 0x78 0x0000 0000 DMA_C7CTRL 0x80 0x0000 0000 DMA_C7DTCNT 0x84 0x0000 0000 DMA_C7PADDR 0x88 0x0000 0000 DMA_C7MADDR 0x8c 0x0000 0000 DMA_MUXSEL 0x100 0x0000 0000 DMA_MUXC1CTRL 0x104 0x0000 0000 DMA_MUXC2CTRL 0x108 0x0000 0000...
Page 131 AT32A423 Series Reference Manual Channel 6 transfer complete event flag Bit 21 FDTF6 0: No transfer complete event occurred 1: Transfer complete event occurred Channel 6 global event flag 0: No transfer error, half transfer or transfer complete Bit 20...
Page 132: Dma Interrupt Flag Clear Register (Dma_Clr)
AT32A423 Series Reference Manual Channel 1 half transfer event flag Bit 2 HDTF1 0: No half-transfer event occurred 1: Half-transfer event occurred Channel 1 transfer complete event flag Bit 1 FDTF1 0: No transfer complete event occurred 1: Transfer complete event occurred...
Page 133 AT32A423 Series Reference Manual Channel 4 half transfer flag clear Bit 14 HDTFC4 rw1c 0: No effect 1: Clear the HDTF4 flag in the DMA_STS register Channel 4 transfer complete flag clear Bit 13 FDTFC4 rw1c 0: No effect 1: Clear the FDTF4 flag in the DMA_STS register...
Page 134: Dma Channel-X Configuration Register (Dma_Cxctrl) (X = 1
AT32A423 Series Reference Manual 9.5.3 DMA channel-x configuration register (DMA_CxCTRL) (x = 1…7) Access: 0 wait state, accessible by bytes, half-words or words. Abbr. Reset value Type Description Bit 31:15 Reserved 0x00000 resd Kept at its default value. Memory to memory mode...
Page 135: Dma Channel-X Peripheral Address Register (Dma_Cxpaddr) (X = 1
AT32A423 Series Reference Manual 9.5.5 DMA channel-x peripheral address register (DMA_CxPADDR) (x = 1…7) Access: 0 wait state, accessible by bytes, half-words or words. Abbr. Reset value Type Description Peripheral base address Base address of peripheral data register is the source or...
Page 136: Dmamux Generator-X Control Register (Dma_Muxgxctrl
AT32A423 Series Reference Manual Event generate enable Bit 9 EVTGEN 0: Disabled 1: Enabled Synchronization overrun interrupt enable Bit 8 SYNCOVIEN 0: Interrupt disabled 1: Interrupt enabled Bit 7 Reserved resd Kept at its default value. DMA request select flag...
Page 137: Dmamux Channel Interrupt Clear Register (Dma_Muxsyncclr)
AT32A423 Series Reference Manual 9.5.11 DMAMUX channel interrupt clear register (DMA_MUXSYNCCLR) Access: 0 wait state, accessible by bytes, half-words or words. Abbr. Reset value Type Description Bit 31:8 Reserved 0x0000 00 resd Kept at its default value. Synchronization overrun interrupt flag clear Write “1”...
Page 138: Crc Calculation Unit (Crc)
AT32A423 Series Reference Manual 10 CRC calculation unit (CRC) 10.1 CRC introduction The Cyclic Redundancy Check (CRC) is an independent peripheral with CRC check feature. It follows CRC32/MPEG-2 standard. The CRC_CTRL register is used to select output data toggle (word, REVOD=1) or input data toggle (byte, REVID=01;...
Page 139: Crc Registers
AT32A423 Series Reference Manual  Toggle output: determine whether to perform toggle (word) according to the REVOD value in the CRC_CTRL register before output. CRC-32/MPEG-2 parameters:  Generating polynomial: 0x4C11DB7, �� + �� + �� + �� + �� + ��...
Page 140: Control Register (Crc_Ctrl)
AT32A423 Series Reference Manual 10.3.3 Control register (CRC_CTRL) Abbr. Reset value Type Description Bit 31:8 Reserved 0x000000 resd Kept at its default value. Reverse output data Set and cleared by software. This bit is used to control Bit 7 REVOD resd whether or not to reverse output data.
Page 141: C Interface
AT32A423 Series Reference Manual 11 I C interface 11.1 I C instruction C (inter-integrated circuit) bus interface manages the communication between the microcontroller and serial I C bus. It supports master and slave modes, with up to 1 Mbit/s of communication speed (enhanced edition).
Page 142: I 2 C Interface
AT32A423 Series Reference Manual 11.4 I C interface The figure below shows the block diagram of I C interface. Figure 11-2 I C1 interface block diagram SYSCLK I2C_CLK PCLK Clock Control HICK TIMEOUT_Frozen I2C_SCL_out Master clock generation CPU_Halt_en Slave clock...
Page 143 AT32A423 Series Reference Manual End of communication  Slave mode communication: Wait until the address is matched Data Tx or Rx Wait for the generation of Stop condition End of communication Digital filter capability The digital filter is available on both SCL and SDA lines. It is enabled by setting the DFLT[3: 0] bit (0~15) in the I2C_CTRL1 register to reduce noise on bus on a large scale.
Page 144: C Timing Control
AT32A423 Series Reference Manual  Data reception: The shift register receives a new data before the data in the I2C_RXDT register has been read. In this case, the SCL line is pulled low until the data of the I2C_RXDT register is read.
Page 145: Data Transfer Management
AT32A423 Series Reference Manual It is possible to configure data hold time (t ) and data setup time (t ) freely by setting the DIV[7:0], HD;DAT SU;DAT SDAD[3:0] and SCLD[3:0] in the I2C_CLKCTRL register.  Data hold time (t ): refers to the duration from SCL falling edge to SDA output HD;DAT...
Page 146 AT32A423 Series Reference Manual applicable to master mode. It is disabled in slave mode. This counter is used only in SMBus mode for the ACK control and PEC reception of each byte by the slave. In SMBus mode, the slave enables data counter with the SCTRL bit in the I2C_CTRL2 register.
Page 147: I 2 C Master Communication Flow
AT32A423 Series Reference Manual Table 11-2 I C configuration table Description RLDEN ASTOPEN SCTRL Master transmit/receive RESTART × Master transmit/receive STOP × Slave receive (control ACK/NACK of each byte) × Slave transmit/receive (ACK response to all bytes) × × 11.4.3...
Page 148 AT32A423 Series Reference Manual noted: Remaining bytes N>255: write 255 to the CNT bit, N=N-255, TCRLD is cleared, and data transfer continues. Remaining bytes N≤255: Disable reload mode (RLDEN=0), write N to the CTN bit, TCRLD is cleared, and data transfer continues.
Page 149: Figure 11-5 I 2 C Master Transmission Flow
AT32A423 Series Reference Manual Master transmitter Figure 11-5 I C master transmission flow Master initialization Set I2C_CTRL2_CNT = N , ( if N > 255 , CNT = 0xFF, N=N- 255 ,RLDEN = 1) ,Configure slave address, and GENSTART = 1.
Page 150: Figure 11-6 Transfer Sequence Of I
AT32A423 Series Reference Manual Figure 11-6 Transfer sequence of I C master transmitter Example : I2C master transmitter N bytes . Initial setting flow : 1. I2C_CTRL2_CNT = N 2. I2C_CTRL2_SADDR = slave address 3. I2C_CTRL2_ASTOPEN = 1 4. I2C_CTRL2_GENSTART = 1...
Page 151: Figure 11-8 Transfer Sequence Of I C Master Receiver
AT32A423 Series Reference Manual Figure 11-8 Transfer sequence of I C master receiver Example : I2C master receiver N bytes . Initial setting flow : 1. I2C_CTRL2_CNT = N 2. I2C_CTRL2_SADDR = slave address 3. I2C_CTRL2_ASTOPEN = 1 4. I2C_CTRL2_GENSTART = 1...
Page 152: I 2 C Slave Communication Flow
AT32A423 Series Reference Manual Figure 11-10 10-bit address read access when READH10=0 A8 r/w A4 A3 A8 r/w Slave address Slave address 2nd Byte Write Read Master to Slave S = Start RS= restart Data Data A = Acknowledge P = Stop Slave to Master 11.4.4...
Page 153 AT32A423 Series Reference Manual transmission ends. In the case of the clock stretching being disabled (STRETCH=1), if data has not yet been written to the TXDT register before the transmission of the first bit of the to-be-transferred data (that is, before the generation of SDA edge), an underrun error may occur, and the OUF bit is set in the I2C_STS register, sending 0xFF to the bus.
Page 154: Figure 11-11 I 2 C Slave Transmission Flow
AT32A423 Series Reference Manual Slave transmitter Figure 11-11 I C slave transmission flow Slave initialization (if STRETCH =1, write data to I2C_TXDT_DT ) I2C_STS_ADDRF=1? Read ADDR and SDIR in I2C_STS Optional : Set I2C_STS_TDBE = 1 Set I2C_CLR_ADDRC =1 I2C_STS_ACKFAIL=1?
Page 155: Figure 11-13 I 2 C Slave Receive Flow
AT32A423 Series Reference Manual Slave receiver Figure 11-13 I C slave receive flow Slave initialization I2C_STS_ADDRF=1? Read ADDR and SDIR in I2C_STS Set I2C_CLR_ADDRC =1 I2C_STS_STOPF=1? I2C_STS_RDBF=1? Set I2C_CLR_STOPC Read I2C_RXDT_DT Figure 11-14 I C slave receive timing Example : I2C Slave receiver Nbytes from I2C master .
Page 156: Smbus
AT32A423 Series Reference Manual 11.4.5 SMBus The System Management Bus (SMBus) is a two-wire interface through which various devices can communicate with each other. It is based on I C. With SMBus, the device can provide manufacturer information, tell the system its model/part number, report different types of errors and accept control parameters and so on.
Page 157: Table 11-3 Smbus Timeout Specification
AT32A423 Series Reference Manual ― Host: PEC transfer is enabled by setting PECTEN=1 in the I2C_CTRL2 register. The host sends a PEC as soon as the number of data transfer reaches N-1 (CNT=N) ― Slave: PEC transfer is enabled by setting PECTEN=1 in the I2C_CTRL2 register. When the number of data transfer reaches N-1 (CNT=N), the slave will consider the Nth data as a PEC and check it.
Page 158: Smbus Master Communication Flow
AT32A423 Series Reference Manual Table 11-5 SMBus mode configuration Transfer mode PECEN PECTEN RLDEN ASTOPEN SCTRL Master transmit/receive +STOP Master transmit/receive +RESTART Slave receive Slave transmit How to use the interface in SMBus mode Set SMBus default address acknowledgement: HADDREN=1: Master default address acknowledged (0b0001000x) DEVADDREN=1: Device default address acknowledged (0b1100001x) Configure PEC;...
Page 159: Figure 11-15 Smbus Master Transmission Flow
AT32A423 Series Reference Manual data transfer starts. Master transmit I2C_TXDT data register is empty, the shift register is empty, TDIS=1 in the I2C_STS register; Writing 1 to the TXDT register, and data is immediately moved to the shift register; TXDT register becomes empty, TDIS=1 again;...
Page 160: Figure 11-16 Smbus Master Transmission Timing
AT32A423 Series Reference Manual Figure 11-16 SMBus master transmission timing Example : SMBus master receiver N bytes +PEC . Initial setting flow : 1. I2C_CTRL2_CNT = N+ 1 2. I2C_CTRL2_SADDR = slave address 3. I2C_CTRL2_PECTEN = 1 4. I2C_CTRL2_GENSTART = 1...
Page 161: Smbus Slave Communication Flow
AT32A423 Series Reference Manual Figure 11-18 SMBus master receive timing SMBus master receiver N bytes +PEC Initial setting flow : 1. I2C_CTRL2_CNT = N+ 1 2. I2C_CTRL2_SADDR = slave address 3. I2C_CTRL2_ASTOPEN = 1 4. I2C_CTRL1_PECEN = 1 5. I2C_CTRL2_PECTEN = 1 6.
Page 162 AT32A423 Series Reference Manual ― Slave receive: by setting RLDEN=1 in the I2C_CTRL2 register The ADDRF flag can be cleared by setting ADDRC=1 in the I2C_CLR register, and then data transfer starts. Data transfer (slave transmission, clock stretching enabled, STRETCH=0)
Page 163: Figure 11-19 Smbus Slave Transmission Flow
AT32A423 Series Reference Manual SMBus slave transmitter Figure 11-19 SMBus slave transmission flow Slave initialization I2C_STS_ADDRF=1? Set I2C_CTRL2_CNT =N+ 1 I2C_CTRL2_PECTEN = 1 I2C_CLR_ADDRC =1 I2C_STS_TDIS=1? Write I2C_TXDT_DT 2024.04.25 Page 163 Rev 2.00...
Page 164: Figure 11-20 Smbus Slave Transmission Timing
AT32A423 Series Reference Manual Figure 11-20 SMBus slave transmission timing Example : SMBus slave transmitter N bytes + PEC Address Data1 Data2 DataN Stretch TDIS EV1.I2C_STS_ADDRF = 1 ,set I2C_CTRL2 CNT = N+1, PECTEN = 1 , S = Start...
Page 165: Data Transfer Using Dma
AT32A423 Series Reference Manual Figure 11-22 SMBus slave receive timing Example : SMBus slave receiver N bytes +PEC Data1 Data2 Address DataN Stretch RDBF EV1. I2C_STS_ADDR =1, Set I2C_CTRL2 CNT = N+1 ,PECTEN = 1,and set S = Start Master to Slave...
Page 166: Error Management
AT32A423 Series Reference Manual 11.4.9 Error management The error management feature included in the I C provides a guarantee for the reliability of communication. The manageable error events are listed below: Table 11-6 I C error event Error event Event flag...
Page 167: Wakeup From Deepsleep Mode At Address Matching Event
AT32A423 Series Reference Manual In master receive mode, an NACK is always sent, whatever the PEC check result. SMBus alert (ALERTF) The SMBus alert feature is present when HADDREN=1 (SMBus master mode) and SMBALERT=1 (SMBus alert mode).Once an alert event is detected on the ALERT pin (ALERT pin changes from high to low), the ALERTF bit is set by hardware in the I2C_STS register.
Page 168: I 2 C Debug Mode
AT32A423 Series Reference Manual Overrun/underrun Arbitration lost ARLOST Bus error BUSERR 11.6 I C debug mode ® When the microcontroller enters debug mode (Cortex -M4 halted), the SMBUS timeout either continues to work or stops, depending on the I2Cx_SMBUS_TIMEOUT configuration bit in the DEBUG module.
Page 169: Control Register 2 (I2C_Ctrl2)
AT32A423 Series Reference Manual 0: Clock stretching mode enabled 1: Clock stretching mode disabled Note: It is valid in slave mode only. Slave receiving data control Bit 16 SCTRL 0: Slave receiving data control disabled 1: Slave receiving data control enabled...
Page 170: Own Address Register 1 (I2C_Oaddr1)
AT32A423 Series Reference Manual 10-bit address header read enable Bit 12 READH10 0: 10-bit address header read disabled 1: 10-bit address header read enabled Host send 10-bit address mode enable Bit 11 ADDR10 0: 7-bit address mode 1: 10-bit address mode...
Page 171: Timeout Register (I2C_Timeout)
AT32A423 Series Reference Manual 11.7.6 Timeout register (I2C_TIMEOUT) Abbr. Reset value Type Description Cumulative clock low extend timeout enable 0: Cumulative clock low extend timeout disabled Bit 31 EXTEN 1: Cumulative clock low extend timeout enabled Corresponds to T in SMBus...
Page 172 AT32A423 Series Reference Manual 1: Bus error occurred Transmission is complete, waiting to load data 0: Data transfer is not complete yet 1: Data transfer is complete This bit is set when data transfer is complete (CNT=1) Bit 7 TCRLD and reload mode is enabled (RLDEN=1).
Page 173: Status Clear Register (I2C_Clr)
AT32A423 Series Reference Manual 11.7.8 Status clear register (I2C_CLR) Abbr. Reset value Type Description Bit 31:14 Reserved 0x00000 Kept at its default value. Clear SMBus alert flag Bit 13 ALERTC SMBus alert flag is cleared by writing 1. Clear SMBus timeout flag...
Page 174: Universal Synchronous/Asynchronous Receiver/Transmitter (Usart)
AT32A423 Series Reference Manual 12 Universal synchronous/asynchronous receiver/transmitter (USART) 12.1 USART introduction The universal synchronous/asynchronous receiver/transmitter (USART) serves an interface for communication by means of various configurations and peripherals with different data formats. It supports asynchronous full-duplex and half-duplex as well as synchronous transfer. With a programmable baud rate generator, users can configure the required communication frequency by setting the system frequency and frequency divider.
Page 175: Full-Duplex/Half-Duplex Selector
AT32A423 Series Reference Manual ─ RS-485 ─ Multi-processor communication with silent mode (waken up by configuring ID match and bus idle frame) ─ Synchronous mode  Programmable baud rate generator ─ Shared by transmission and reception  Programmable frame format ─...
Page 176: Mode Selector
AT32A423 Series Reference Manual and SW_RX are interconnected inside the USART. For the USART part, TX pins is used for data output, and SW_RX for data input. For the peripheral part, bidirectional data transfer is executed through IO mapped by TX pin.
Page 177: Figure 12-3 Smartcard Frame Format
AT32A423 Series Reference Manual The Smartcard is a single-wire half-duplex communication protocol. The SCNACKEN bit is used to select whether to send NACK when a parity error occurs. This is to indicate to the Smartcard that the data has not been correctly received.
Page 178: Figure 12-5 Hardware Flow Control
AT32A423 Series Reference Manual during transmission, the data transmission will stop after the completion of the current transmission. Figure 12-5 Hardware flow control RTS flow control: frame0 frame1 RX pin CTS flow control： frame0 frame1 frame2 TX pin 6. RS485 mode This mode is enabled by setting RS485EN=1.
Page 179: Usart Frame Format And Configuration
AT32A423 Series Reference Manual 8. Synchronous mode Setting the CLKEN bit enables synchronous mode and clock pin output. Select CK pin high or low in idle state by setting the CLKPOL bit (1 or 0). Whether to sample data on the second or first edge of the clock depends on the CLKPHA bit (1 or 0).
Page 180: Figure 12-8 Word Length Configuration
AT32A423 Series Reference Manual Figure 12-8 Word length configuration 9-bit word length (DBN1, DBN0 = 01)： Clock PEN = 1, Next Data frame Next Data frame Parity bit Start Start Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6 Bit 7 Bit 8...
Page 181: Dma Transfer Introduction
AT32A423 Series Reference Manual Figure 12-9 Stop bit configuration Clock PEN = 1, Next STOPBN = 00 Data frame Parity bit Start Start 1 Stop bit Bit 0 Bit 1 Bit 2 Bit 3 Bit 4 Bit 5 Bit 6...
Page 182: Reception Using Dma
AT32A423 Series Reference Manual 12.5.2 Reception using DMA 1. Select a DMA transfer channel: Select a DMA channel from DMA channel map table described in DMA chapter. 2. Configure the destination of DMA transfer: Configure the memory address as the destination of DMA transfer in the DMA control register.
Page 183: Transmitter
AT32A423 Series Reference Manual 12.7 Transmitter 12.7.1 Transmitter introduction USART transmitter has its individual TEN control bit. The transmitter and receiver share the same baud rate that is programmable. There is a transmit data buffer (TDR) and a transmit shift register in the USART.
Page 184: Receiver
AT32A423 Series Reference Manual 12.8 Receiver 12.8.1 Receiver introduction USART receiver has its individual REN control bit (bit 2 in the USART_CTRL1 register). The transmitter and receiver share the same baud rate that is programmable. There is a receive data buffer (RDR) and a receive shift register in the USART.
Page 185: Start Bit And Noise Detection
AT32A423 Series Reference Manual  The ROERR bit is cleared by reading the USART_STS register and then USART_DT register in order Note: If ROERR is set, it indicates that at least one piece of data is lost, with two possibilities: ●...
Page 186: Low-Power Wakeup
AT32A423 Series Reference Manual When noise is detected in a data frame:  The NERR bit is set at the same time as the RDBF bit  The invalid data is transferred from the receive shift register to the receive data buffer.
Page 187: Tx/Rx Swap
AT32A423 Series Reference Manual If HICK is used as USART_CLK, the inaccuracy of HICK should be taken into account, which is 1% at ambient temperature. = 13.25us (hardware design simulation value) WULPRUN = 3.41% - 1% = 2.41% WUmax = 13.25us / (11 x 2.41%) = 49.98us Baud rate = 1 / 49.98us ~= 20kbps.
Page 188: I/O Pin Control
AT32A423 Series Reference Manual Figure 12-13 USART interrupt map diagram TDBE TDBEIEN TDCIEN CTSCF CTSCFIEN USART IDLEF interrupt IDLEIEN RDBFIEN ROERR RDBFIEN RDBF PERRIEN PERR BFIEN FERR NERR ERRIEN ROERR DMAREN 12.12 I/O pin control The following five interfaces are used for USART communication.
Page 189 AT32A423 Series Reference Manual Bit 21 TXON Transmitter enable flag 0: Disabled 1: Enabled Note: USART4 to USART8 do not support this bit (0 by default) Bit 20 LPWUF Low-power mode wakeup flag When a wakeup event is detected, this bit is set. It is cleared by software.
Page 190: Data Register (Usart_Dt)
AT32A423 Series Reference Manual 0: No overflow error 1: Overflow error is detected. Note: When this bit is set, the DT register content will not be lost, but the subsequent data will be overwritten. Noise error This bit is set by hardware when noise is detect on a received frame.
Page 191 AT32A423 Series Reference Manual the last data transfer is complete even if the last STOP bit has been transferred. This time duration allows the transfer direction of the external receiver/transmitter to switch back to receive. This time depends on the TCDT value, in unit of 1/16 baud rate.
Page 192: Control Register 2 (Usart_Ctrl2)
AT32A423 Series Reference Manual 1: Receiver is in mute mode Send break frame This bit is used to send a break frame. It can be set or cleared by software. Generally speaking, it is set by Bit 0 software and cleared by hardware at the end of break frame transmission.
Page 193: Control Register 3 (Usart_Ctrl3)
AT32A423 Series Reference Manual Break frame interrupt enable Bit 6 BFIEN 0: Disabled 1: Enabled Break frame bit num This bit is used to select 11-bit or 10-bit break frame. Bit 5 BFBN 0: 10-bit break frame 1: 11-bit break frame Identification bit num This bit is used to select ID bit number.
Page 194: Guard Time And Divider Register (Gdiv)
AT32A423 Series Reference Manual Smartcard mode enable Bit 5 SCMEN 0: Smartcard mode is disabled. 1: Smartcard mode is enabled. Smartcard NACK enable This bit is used to send NACK when parity error occurs. Bit 4 SCNACKEN 0: NACK is disabled when parity error occurs.
Page 195: Receiver Timeout Detection Register (Rtov)
AT32A423 Series Reference Manual 12.13.8 Receiver timeout detection register (RTOV) Abbr. Reset value Type Description Bit 31:24 Reserved 0x00 resd Forced to 0 by hardware. Receiver timeout value Bit 23:0 RTOV 0x00 The unit is 1 bit width. 12.13.9 Interrupt flag clear register (IFC) Abbr.
Page 196: Serial Peripheral Interface (Spi)
AT32A423 Series Reference Manual 13 Serial peripheral interface (SPI) 13.1 SPI introduction The SPI interface supports either the SPI protocol or the I S protocol, depending on software configuration. This chapter gives an introduction of the main features and configuration procedure of SPI used as SPI or I 13.2 Function overview...
Page 197 AT32A423 Series Reference Manual  Programmable communication frequency and prescaler (prescaler up to f PCLK Programmable clock polarity and phase Programmable data transfer order (MSB-first or LSB-first)  Programmable error interrupt flags (CS pulse error, receiver overflow error, master mode error and CRC error) ...
Page 198: Full-Duplex/Half-Duplex Selector
AT32A423 Series Reference Manual Figure 13-2 Digital clock timing diagram CLKPHA=1 CLKPOL=1 CLKPOL=0 MISO 8-bit or 16-bit data frame, dependent on the FBN bit in SPI_CTRL1 MOSI (to slave device） Sampling time point CLKPHA=0 CLKPOL=1 CLKPOL=0 MISO 8-bit or 16-bit data frame, dependent on the FBN bit in SPI_CTRL1 MOSI (to slave device）...
Page 199: Figure 13-3 Spi Two-Wire Unidirectional Full-Duplex Connection
AT32A423 Series Reference Manual Figure 13-3 SPI two-wire unidirectional full-duplex connection SPI master SPI slave MISO MISO MOSI MOSI In both master and slave mode, it is required to wait until the RDBF bit and TDBE bit are set, and BF=0 before disabling the SPI or entering power-saving mode (or disabling SPI system clock).
Page 200: Chip Select Controller
AT32A423 Series Reference Manual disabling SPI system clock). In slave mode, there is no need to check any flag before disabling the SPI. However, it is required to wait until the BF becomes 0 before entering power-saving mode. Figure 13-6 shows single-wire bidirectional half-duplex mode and SPI IO connection.
Page 201: Spi_Sck Controller
AT32A423 Series Reference Manual pin. The slave is selected for data reception and transmission only when the CS pin is low. CS software configuration procedure: In master mode with CS being as an input, SWCSEN=1, the CS software control is enabled. When SWCSIL=0, the SPI is automatically disabled by hardware and enters slave mode.
Page 202: Dma Transfer
AT32A423 Series Reference Manual be set by software before the end of the last data transmission. Reception using CPU In two-wire unidirectional full-duplex mode, the CRC calculation and check in CPU reception mode will be completed automatically by following CPU transmission mode to operate the NTC bit. In single-wire unidirectional reception-only mode and single-wire bidirectional reception-only mode, it is required to set the NTC bit before the software receives the last data when the second-to-last data is already received.
Page 203: Transmitter
AT32A423 Series Reference Manual the intervention of SWCSEN, SWCSIL and HWCSOE bits. Thus, the SWCSEN, SWCSIL and HWCSOE bits cannot be used for CS signal management either. In slave mode, once the TI mode is enabled, the SPI slave controls the MISO pin only during data transmission, meaning that the MISO pin state remains Hi-Z in idle state.
Page 204: Motorola Mode
AT32A423 Series Reference Manual When the next received data is ready to be moved to the SPI_DT register while the previously received data has not been read yet (RDBF=1), then the data overflow occurs. The previously receive data are not lost, but the next received data will do. At this point, the ROERR is set. An interrupt is generated if the ERRIE is set.
Page 205: Figure 13-8 Slave Full-Duplex Communications
AT32A423 Series Reference Manual Figure 13-8 Slave full-duplex communications Sampling Drive MISO MOSI TDBE flag Transmit buffer empty and RDBF flag software can write data BF flag Software needs to read the received data Half-duplex communication – master transmit timing...
Page 206: Ti Mode
AT32A423 Series Reference Manual FBN=0: 8-bit frame Slave transmit: 0xaa, 0xcc, 0xaa Figure 13-11 Slave half-duplex transmit Drive MISO Transmit buffer empty and TDBE flag software can write data BF flag Half-duplex communication – master receive Configured as follows: MSTEN=1: Master enable...
Page 207: Interrupts
AT32A423 Series Reference Manual Figure 13-14 TI mode continous transfer with dummy CLK Write the to-be-transmitted data MISO MOSI dummy In TI mode, when the to-be-transmitted data is written after the falling SCK edge corresponding to the last data of the current transmit frame, the host always issues a valid SCK clock after 1T SCK + 4T PCLK cycles.
Page 208: I 2 S Functional Description
AT32A423 Series Reference Manual 13.3 I S functional description 13.3.1 I S introduction The I S is capable of operating in master receive, master transmit, and slave receive and slave transmit, depending on software configuration. These four operating modes support four audio protocols including Philips standard, MSB-aligned standard, LSB-aligned standard and PCM standard, respectively.
Page 209: S Full-Duplex
AT32A423 Series Reference Manual 13.3.2 I S full-duplex Two SPIs can be combined to support I S full-duplex mode through the SCFG_CFG2[31:30] bit in the SCFG register. Of the three SPIs, either SPI1 or SPI2 can be configured as full-duplex master, while the SPI2 or SPI3 can be set as full-duplex slave, which is selected through the SCFG_CFG2[31:30] bit in the SCFG register.
Page 210: Figure 13-19 I 2 S Slave Device Transmission
AT32A423 Series Reference Manual Figure 13-19 slave device transmission I2S master I2S slave Slave device reception: Set the I2SMSEL bit, and OPERSEL[1:0]=01, the I S will work in slave device reception mode. Figure 13-20 slave device reception I2S master I2S slave...
Page 211: Audio Protocol Selector
AT32A423 Series Reference Manual Figure 13-22 I S master device reception I2S master I2S slave 13.3.4 Audio protocol selector As I S interface, the SPI supports multiple audio protocols. The user is able to select the desired audio protocol, the number of data bits and of channel bits through the audio protocol selector by software. By controlling the WS controller automatically, the audio protocol selector outputs or detects WS signals that conform to the protocol requirements.
Page 212: I2S_Clk Controller
AT32A423 Series Reference Manual The data bits are the same as the channel bits. Each channel requires two read/write operations from/to the SPI_DT register, and the number of DMA transfer is 2. These 32-bit data are proceeded (transmit and reception) in two times, with 16-bit data each time.
Page 213: Dma Transfer
AT32A423 Series Reference Manual Table 13-1 Audio frequency precision using system clock 16bit 32bit Target SCLK (MHz) I2S_ODD RealFs Error I2S_ODD RealFs Error (Hz) 192000 187500 2.34% 187500 2.34% 96000 97826.09 1.90% 93750 2.34% 48000 34615.38 27.88% 48913.04 1.90% 44100 44117.65...
Page 214: Transmitter/Receiver
AT32A423 Series Reference Manual  Configure the channel priority of DMA transfer in the DMA control register.  Configure DMA interrupt generation after half or full transfer in the DMA control register  Enable DMA transfer channel in the DMA control register.
Page 215: Interrupts
AT32A423 Series Reference Manual 13.3.8 Interrupts Figure 13-24 I S interrupts RDBF RDBFIE TDBE TDBEIE I2S interrupt ERRIE ROERR TUERR 13.3.9 IO pin control The I S needs three pins for transfer operation, namely, the SD, WS and CK. The MCLK pin is also required if there is a need to provide main clock for peripherals.
Page 216 AT32A423 Series Reference Manual mode. 0: Receive-only mode 1: Transmit-only mode CRC calculation enable Bit 13 CCEN 0: Disabled 1: Enabled Transmit CRC next When this bit is set, it indicates that the next data Bit 12 transferred is CRC value.
Page 217: Spi Control Register2 (Spi_Ctrl2)
AT32A423 Series Reference Manual 0: Data capture starts from the first clock edge 1: Data capture starts from the second clock edge Note: The SPI_CTRL1 register must be 0 in I S mode. 13.4.2 SPI control register2 (SPI_CTRL2) Abbr. Reset value...
Page 218: Spi Data Register (Spi_Dt)
AT32A423 Series Reference Manual 0: SPI is not busy. 1: SPI is busy. Receiver overflow error Bit 6 ROERR 0: No overflow error 1: Overflow error occurs. Master mode error This bit is set by hardware and cleared by software...
Page 219: Spitxcrc Register (Spi_Tcrc)
AT32A423 Series Reference Manual When the data frame format is set to 8-bit data, only the 8-bit LSB ([7: 0]) are calculated based on CRC8 standard; when 16-bit data bit is selected, follow CRC16 standard. Note: This register is only used in SPI mode.
Page 220: Spi_I2S Prescaler Register (Spi_I2Sclkp)
AT32A423 Series Reference Manual 13.4.9 SPI_I2S prescaler register (SPI_I2SCLKP) Abbr. Reset value Type Description Bit 15: 12 Reserved resd Forced 0 by hardware. S Master clock output enable Bit 9 I2SMCLKOE 0: Disabled 1: Enabled Odd factor for I S division...
Page 221: Timer
AT32A423 Series Reference Manual 14 Timer AT32A423 timers include basic timers, general-purpose timers, and advanced timers. Please refer to Section 14.1 Section 14.5 for detailed function modes. All functions of different timers are shown in the following tables. Table 14-1 TMR functional comparison...
Page 222: Basic Timer (Tmr6 And Tmr7)
AT32A423 Series Reference Manual 14.1 Basic timer (TMR6 and TMR7) 14.1.1 TMR6 and TMR7 introduction Basic timers (TMR6 and TMR7) include a 16-bit upcounter and the corresponding control logic, without being connected to external I/Os. They can be used for basic timing function.
Page 223: Debug Mode
AT32A423 Series Reference Manual mode timer controller in reset mode. Once the OVFS is set, an overflow event is generated only when overflow or underflow occurs. Setting the TMREN bit (TMREN=1) enables the timer to start counting. Base on synchronization logic, however, the actual counter enable signal TMR_EN is set 1 clock cycle after the TMREN is set.
Page 224: Tmr6 And Tmr7 Registers
AT32A423 Series Reference Manual 14.1.4 TMR6 and TMR7 registers These peripheral registers have to be accessed by words (32 bits). In Table 14-2, all the TMR6 and TMR7 registers are mapped to a 16-bit addressable space. Table 14-2 TMR6 and TMR7 register table and reset value...
Page 225: Tmr6 And Tmr7 Control Register2 (Tmrx_Ctrl2)
AT32A423 Series Reference Manual 14.1.4.2 TMR6 and TMR7 control register2 (TMRx_CTRL2) Abbr. Reset value Type Description Bit 15: 7 Reserved 0x000 resd Kept at default value. Master TMR output selection This field is used to select the signals in master mode to be sent to slave timers.
Page 226: Tmr6 And Tmr7 Period Register (Tmrx_Pr)
AT32A423 Series Reference Manual 14.1.4.8 TMR6 and TMR7 period register (TMRx_PR) Abbr. Reset value Type Description Period value Bit 15: 0 0x0000 This indicates the period value of the TMRx counter. The timer stops working when the period value is 0.
Page 227: General-Purpose Timer (Tmr2 To Tmr4)
AT32A423 Series Reference Manual 14.2 General-purpose timer (TMR2 to TMR4) 14.2.1 TMR2 to TMR4 introduction The general-purpose timers (TMR2 to TMR4) consist of a 16-bit counter supporting up, down, up/down (TMR2 can be extended to 32 bits) counting modes, four capture/compare registers, and four independent channels.
Page 228: Figure 14-9 Control Circuit With Ck_Int, Tmrx_Div=0X0 And Tmrx_Pr=0X16
AT32A423 Series Reference Manual Internal clock (CK_INT) By default, the CK_INT, which is divided by a prescaler, is used to drive the counter to count. When TMR’s APB clock prescaler factor is 1, the CK_INT frequency is equal to that of APB; otherwise, it doubles the APB clock frequency.
Page 229: Figure 14-10 Block Diagram Of External Clock Mode A
AT32A423 Series Reference Manual – Set external signal frequency division through the ESDIV[1:0] bit in TMRx_STCTRL register – Set external signal filter through the ESF[3:0] bit in TMRx_STCTRL register – Enable external clock mode B through the ECMBEN bit in TMRx_STCTR register –...
Page 230: Counting Mode
AT32A423 Series Reference Manual Internal trigger input (ISx) Timer synchronization allows interconnection between several timers. The TMR_CLK of one timer can be provided by the TRGOUT signal from another timer. The internal trigger signal is selected by setting the STIS[2: 0] bit to enable counting.
Page 231: Figure 14-5 Overflow Event When Prben=1
AT32A423 Series Reference Manual register. The OVFS bit in the TMRx_CTRL1 register is used to select the source of an overflow event, which is, by default, counter overflow or underflow, setting OVFSWTR, reset signal generated by slave mode timer controller in reset mode. Once the OVFS is set, an overflow event is generated only when overflow or underflow occurs.
Page 232: Figure 14-18 Counter Timing Diagram With Internal Clock Divided By 4
AT32A423 Series Reference Manual Figure 14-18 Counter timing diagram with internal clock divided by 4 TMR_CLK CNT_CLK COUNTER PR[15：0] DIV[15：0] OVFIF Clear Up/down counting mode (center-aligned mode) This mode is selected by setting TWCMSEL[1:0]≠2’b00 in the TMRx_CTRL1 register. In up/down counting mode, the counter counts up/down alternatively. When the counter counts from the value programmed in the TMRx_PR register down to 1, an underflow event is generated, and then restarts counting from 0;...
Page 233: Figure 14-20 Encoder Mode Structure
AT32A423 Series Reference Manual Figure 14-20 Encoder mode structure SMSEL=3'b001/010/011 encoder mode filter polarity select TMRx_CH2 C2IRAW C2DF C2IFP2 director C1DF C1IFP1 TMRx_CH3 filter polarity select edge C1IRAW TMRx_CH1 detector preload pos/neg edge C1INSEL TMRx_DIV encoder mode A encoder DIV_CLK...
Page 234: Tmr Input Function
AT32A423 Series Reference Manual Figure 14-21 Example of counter behavior in encoder interface mode (encoder mode C) DOWN C1IRAW C2IRAW COUNTER SMSEL 14.2.3.3 TMR input function Each of timers (TMR2 to TMR4) has four independent channels, with each channel being configured as input or output.
Page 235: Figure 14-24 Pwm Input Mode Configuration Example
AT32A423 Series Reference Manual Input mode In input mode, the TMRx_CxDT register latches the current counter values after the selected trigger signal is detected, and the capture compare interrupt flag bit (CxIF) is set to 1. An interrupt or a DMA request will be generated if the CxIEN and CxDEN bits are enabled.
Page 236: Tmr Output Function
AT32A423 Series Reference Manual Figure 14-25 PWM input mode reset counter and C1DT capture C2DT capture COUNTER STIS SMSEL C1DT C2DT 14.2.3.4 TMR output function The TMR output consists of a comparator and an output controller. It is used to program the period, duty cycle and polarity of the output signal.
Page 237: Figure 14-27 C1Oraw Toggles When Counter Value Matches The C1Dt Value
AT32A423 Series Reference Manual – Configure GPIOs corresponding to TMR output channels as multiplexed mode – Enable TMRx to start counting through the TMREN bit in the TMRx_CTRL1 register. PWM mode B: Enable PWM mode B by setting CxOCTRL=3’b111. In upcounting mode, C1ORAW outputs low when TMRx_C1DT>TMRx_CVAL, otherwise, it is high;...
Page 238: Figure 14-28 Upcounting Mode And Pwm Mode A
AT32A423 Series Reference Manual Figure 14-28 Upcounting mode and PWM mode A TMR_CLK COUNTER PR[15:0] DIV[15:0] C1OCTRL[2：0] C1DT[15：0] C1ORAW CIDT[15：0] C1ORAW C1DT[15：0] C1ORAW >32 C1DT[15：0] C1ORAW Figure 14-29 Up/down counting mode and PWM mode A TMR_CLK COUNTER PR[15:0] DIV[15:0] C1OCTRL[2：0] C1DT[15：0]...
Page 239: Tmr Synchronization
AT32A423 Series Reference Manual register) – PTOS=3’b001, TRGOUT output counter enable – PTOS=3’b010, TRGOUT output counter overflow event – PTOS=3’b011, TRGOUT output capture and compare event – PTOS=3’b100, TRGOUT output C1ORAW – PTOS=3’b101, TRGOUT output C2ORAW – PTOS=3’b110, TRGOUT output C3ORAW –...
Page 240: Figure 14-33 Example Of Suspend Mode
AT32A423 Series Reference Manual Figure 14-33 Example of suspend mode TMR_CLK CI1F1 TMR_EN CNT_CLK COUNTER PR[15:0] DIV[15:0] STIS[2：0] SMSEL[2：0] Slave mode: Trigger mode The counter can start counting on the rising edge of a selected trigger input (TMR_EN=1). Figure 14-34 Example of trigger mode...
Page 241: Figure 14-36 Using Master Timer To Start Slave Timer
AT32A423 Series Reference Manual  Configure the master timer counting period (TMRx_PR registers)  Configure the slave timer trigger input signal TRGIN as master timer output (STIS[2: 0] in the TMRx_STCTRL register)  Configure the slave timer to use external clock mode A (SMSEL[2: 0]=3’b111 in the TMRx_STCTRL register ) ...
Page 242: Debug Mode
AT32A423 Series Reference Manual Figure 14-37 Starting master and slave timers synchronously by an external trigger TMR_CLK COUNTER PR[15:0] Master DIV[15:0] TRGIN TMR_EN TMR_CLK TMREN Slave COUNTER DIV[15:0] PR[15:0] 14.2.3.6 Debug mode ® When the microcontroller enters debug mode (Cortex -M4F core halted), the TMRx counter stops counting by setting the TMRx_PAUSE in the DEBUG module.
Page 243: Control Register 1 (Tmrx_Ctrl1)
AT32A423 Series Reference Manual 14.2.4.1 Control register 1 (TMRx_CTRL1) Abbr. Reset value Type Description Bit 15: 11 Reserved resd Kept at default value. Plus Mode Enable This bit is used to enable TMR2 plus mode. In this mode, TMR2_CVAL, TMR2_PR and TMR2_CxDT are extended from 16-bit to 32-bit.
Page 244: Control Register 2 (Tmrx_Ctrl2)
AT32A423 Series Reference Manual 14.2.4.2 Control register 2 (TMRx_CTRL2) Abbr. Reset value Type Description Bit 15: 8 Reserved 0x00 resd Kept at its default value. C1IN selection 0: CH1 pin is connected to C1IRAW input Bit 7 C1INSEL 1: The XOR result of CH1, CH2 and CH3 pins is...
Page 245: Dma/Interrupt Enable Register (Tmrx_Iden)
AT32A423 Series Reference Manual 1: Enabled Subordinate TMR input selection This field is used to select the input of subordinate TMR. 000: Internal selection 0 (IS0) 001: Internal selection 1 (IS1) 010: Internal selection 2 (IS2) 011: Internal selection 3 (IS3)
Page 246: Interrupt Status Register (Tmrx_Ists)
AT32A423 Series Reference Manual Channel 2 interrupt enable Bit 2 C2IEN 0: Disabled 1: Enabled Channel 1 interrupt enable Bit 1 C1IEN 0: Disabled 1: Enabled Overflow interrupt enable Bit 0 OVFIEN 0: Disabled 1: Enabled 14.2.4.5 Interrupt status register (TMRx_ISTS) Abbr.
Page 247: Software Event Register (Tmrx_Sw Evt)
AT32A423 Series Reference Manual 14.2.4.6 Software event register (TMRx_SWEVT) Abbr. Reset value Type Description Bit 15: 7 Reserved 0x000 resd Kept at default value. Trigger event triggered by software This bit is set by software to generate a trigger event.
Page 248 AT32A423 Series Reference Manual －OWCDIR=0, C1ORAW is low once TMRx_ C1DT >TMRx_CVAL, else high; －OWCDIR=1, C1ORAW is high once TMRx_ C1DT <TMRx_CVAL, else low. Note: In the configurations other than ‘000’, the C1OUT is connected to C1ORAW. The C1OUT output level is not only subject to the changes of C1ORAW, but also the output polarity set by CCTRL.
Page 249: Channel Mode Register2 (Tmrx_Cm2)
AT32A423 Series Reference Manual 0111: f /4, N=8 �� 1111: f /32, N=8 �� Channel 1 input divider This field defines Channel 1 input divider. 00: No divider. An input capture is generated at each active edge. Bit 3: 2...
Page 250: Channel Control Register (Tmrx_Cctrl)
AT32A423 Series Reference Manual Bit 3: 2 C3IDIV Channel 3 input divider Channel 3 configuration This field is used to define the direction of the channel 1 (input or output), and the selection of input pin when C3EN=’0’: Bit 1:0...
Page 251: Counter Value (Tmrx_Cval)
AT32A423 Series Reference Manual Note: The state of the external I/O pins connected to the standard CxOUT channel depends on the CxOUT channel state and the GPIO and IOMUX registers. 14.2.4.10 Counter value (TMRx_CVAL) Abbr. Reset value Type Description Counter value...
Page 252: Channel 2 Data Register (Tmrx_ C2Dt)
AT32A423 Series Reference Manual 14.2.4.14 Channel 2 data register (TMRx_C2DT) Abbr. Reset value Type Description Channel 2 data register Bit 31: 16 C2DT 0x0000 When TMR2 enables plus mode (the PMEN bit in the TMR_CTRL1 register), the C2DT is expanded to 32 bits.
Page 253: Dma Data Register (Tmrx_Dmadt)
AT32A423 Series Reference Manual 14.2.4.18 DMA data register (TMRx_DMADT) Abbr. Reset value Type Description DMA data register read or write operation to the DMADT register Bit 15: 0 DMADT 0x0000 accesses the TMR registers at the following address: TMRx peripheral address + ADDR*4 to TMRx peripheral address + ADDR*4 + DTB*4.
Page 254: Figure 14-39 Counting Clock
AT32A423 Series Reference Manual Figure 14-39 Counting clock Encoder mode (SMSEL=3'b001/010/011) CK_INT(form CRM) CI1FP1/CI2FP2 STIS[1:0] External clock mode A (SMSEL=3'b111) STIS[2] Internal trigger CK_CNT DIV_counter CNT_counter STIS[1:0] TRGIN C1INC External trigger C1IFP1 C2IPF2 Internal clock (CK_INT) By default, the CK_INT, which is divided by a prescaler, is used to drive the counter to count. When TMR’s APB clock prescaler factor is 1, the CK_INT frequency is equal to that of APB;...
Page 255: Figure 14-41 Block Diagram Of External Clock Mode A
AT32A423 Series Reference Manual – Set counting frequency through the DIV[15:0] in TMRx_DIV register – Set counting period through the PR[15:0] in TMRx_PR register – Enable counter through the TMREN bit in TMRx_CTRL1 register Figure 14-41 Block diagram of external clock mode A...
Page 256: Counting Mode
AT32A423 Series Reference Manual Figure 14-43 Counter timing with prescaler value chang from 1 to 4 TMR_CLK CK_CNT COUNTER DIV[15：0] PR[15：0] OVFIF Clear 14.3.3.2 Counting mode The general-purpose timer (TMR9 and TMR12) consists of a 16-bit counter supporting multiple counting modes to meet different application scenarios.
Page 257: Figure 14-17 Overflow Event When Prben=1
AT32A423 Series Reference Manual Figure 14-45 Overflow event when PRBEN=0 TMR_CLK COUNTER PR[15:0] DIV[15:0] OVFIF Clear Clear Clear Figure 14-46 Overflow event when PRBEN=1 TMR_CLK COUNTER PR[15:0] DIV[15:0] OVFIF Clear Clear Clear Downcounting mode This mode is enabled by setting TWCMSEL[1:0]=2’b00 and OWCDIR=1’b1 in the TMRx_CTRL1 register.
Page 258: Figure 14-48 Counter Timing Diagram With Internal Clock Divided By 1 And Tmrx_Pr=0X32
AT32A423 Series Reference Manual Figure 14-48 Counter timing diagram with internal clock divided by 1 and TMRx_PR=0x32 TMR_CLK COUNTER OWCDIR PR[15:0] DIV[15:0] TWCMSEL [1：0] OVFIF Clear Clear Clear Repetition counter mode: The TMRx_RPR register is used to enable repetition counting mode. This mode is enabled when the repetition counter value is not equal to 0.
Page 259: Tmr Input Function
AT32A423 Series Reference Manual Figure 14-49 OVFIF in upcounting mode and central-aligned mode Example 1 ： up count mode,RPR=0x2 COUNTER RPR[7:0] RPR_CNT overflow OVFIF clear Example 2 ： two-way up count mode3, RPR=0x2 COUNTER RPR[7:0] RPR_CNT overflow OVFIF clear Example 3 ： two-way up count mode3, RPR=0x1...
Page 260: Figure 14-50 Input/Output Channel 1 Main Circuit
AT32A423 Series Reference Manual is selected by STIS bit. − CxIN outputs the CxIPS signal that is divided by input channel divider. The divider factor can be defined as No division, /2, /4 or /8, by the CxIDIV bit. Figure 14-50 Input/output channel 1 main circuit...
Page 261: Tmr Output Function
AT32A423 Series Reference Manual  Set C2C=2‘b10, select C2IN for C1IFP2  Set C2P=1’b1, select C1IFP2 falling edge active  Set STIS=3’b101, select the slave mode timer trigger signal as C1IFP1  Set SMSEL=3‘b100, configure the slave mode controller in reset mode ...
Page 262: Figure 14-55 Channel 2 Output Stage
AT32A423 Series Reference Manual Figure 14-55 Channel 2 output stage Output mode CNT_value controller Polarity CNT_value=C2DT Output enable selection Compare TMRx_CM1 C2ORAW CNT_value>C2DT C2EN C2OUT C2DT To the master mode controller Output mode Write CxC[1: 0]≠2’b00 to configure the channel as output to implement multiple output modes. In this...
Page 263: Figure 14-56 C1Oraw Toggles When Counter Value Matches The C1Dt Value
AT32A423 Series Reference Manual words, the comparison result is advanced, so the comparison result between the counter value and the TMRx_CxDT register will determine the level of CxORAW in advance. Figure 14-56 gives an example of output compare mode (toggle) with C1DT=0x3. When the counter value is equal to 0x3, C1OUT toggles.
Page 264: Tmr Brake Function
AT32A423 Series Reference Manual Master mode timer event output When TMR is used as a master timer, one of the following source of signals can be selected as TRGOUT output to a slave mode timer. This is done by setting the PTOS bit in the TMRxCTRL2 register.
Page 265: Figure 14-60 Tmr Output Control
AT32A423 Series Reference Manual bit. When a brake event occurs, there are the following actions:  The OEN bit is cleared asynchronously, and the channel output state is selected by setting the FCSODIS bit. This function works even if the MCU oscillator is off.
Page 266: Tmr Synchronization
AT32A423 Series Reference Manual Figure 14-61 Example of TMR brake function AOEN CxORAW CxEN CxCEN CxIOS CxCIOS CxOUT Delay CxCOUT Delay Delay 14.3.3.6 TMR synchronization The master and slave timers are linked together internally for timer synchronization. Master mode timer is selected by setting the PTOS[2: 0] bit;...
Page 267: Debug Mode
AT32A423 Series Reference Manual Figure 14-63 Example of suspend mode TMR_CLK CI1F1 TMR_EN CNT_CLK COUNTER PR[15:0] DIV[15:0] STIS[2：0] SMSEL[2：0] Slave mode: Trigger mode The counter can start counting on the rising edge of a selected trigger input (TMR_EN=1). Figure 14-64 Example of trigger mode...
Page 268: Tmr9 And Tmr12 Control Register1 (Tmrx_Ctrl1)
AT32A423 Series Reference Manual TMRx_PR 0x2C 0x0000 TMRx_RPR 0x30 0x0000 TMRx_C1DT 0x34 0x0000 TMRx_C2DT 0x38 0x0000 TMRx_BRK 0x44 0x0000 TMRx_DMACTRL 0x48 0x0000 TMRx_DMADT 0x4C 0x0000 14.3.4.1 TMR9 and TMR12 control register1 (TMRx_CTRL1) Abbr. Reset value Type Description Bit 15: 10...
Page 269: Tmr9 And Tmr12 Control Register 2 (Tmrx_Ctrl2)
AT32A423 Series Reference Manual 14.3.4.2 TMR9 and TMR12 control register 2 (TMRx_CTRL2) Abbr. Reset value Type Description Bit 15: 2 Reserved 0x00 resd Kept at default value. Bit 11 C2CIOS Channel 2 complementary idle output state Bit 10 C2IOS Channel 2 idle output state...
Page 270: Tmr9 And Tmr12 Dma/Interrupt Enable Register (Tmr X_Iden)
AT32A423 Series Reference Manual Subordinate TMR mode selection 000: Slave mode is disabled 001: Reserved 010: Reserved 011: Reserved 100: Reset mode — Rising edge of the TRGIN input Bit 2: 0 SMSEL reinitializes the counter 101: Suspend mode — The counter starts counting when the TRGIN is high 110: Trigger mode —...
Page 271: Tmr9 And Tmr12 Software Event Register (Tmrx_Sw Evt)
AT32A423 Series Reference Manual 1: Capture is detected. Bit 8 Reserved resd Default value Brake interrupt flag This bit indicates whether the brake input is active or not. It is set by hardware and cleared by writing “0” Bit 7...
Page 272: Tmr9 And Tmr12 Channel Mode Register 1 (Tmrx_Cm1)
AT32A423 Series Reference Manual Please refer to C1M description. Channel 1 event triggered by software This bit is set by software to generate a channel 1 event. Bit 1 C1SWTR 0: No effect 1: Generate a channel 1 event. Overflow event triggered by software This bit is set by software to generate an overflow event.
Page 273 AT32A423 Series Reference Manual 1: Buffer function of TMRx_C1DT is enabled. The value to be written to the TMRx_C1DT is stored in the buffer register, and can be sent to the TMRx_C1DT register only on an overflow event. Channel 1 output enable immediately In PWM mode A or B, this bit is used to accelerate the channel 1 output’s response to the trigger event.
Page 274: Tmr9 And Tmr12 Channel Control Register (Tmrx_Cctrl)
AT32A423 Series Reference Manual This field is used to define the direction of the channel 1 (input or output), and the selection of input pin when C1EN=‘0’: 00: Output 01: Input, C1IN is mapped on C1IFP1 10: Input, C1IN is mapped on C2IFP1 11: Input, C1IN is mapped on STCI.
Page 275: Tmr9 And Tmr12 Period Register (Tmrx_Pr)
AT32A423 Series Reference Manual 14.3.4.11 TMR9 and TMR12 period register (TMRx_PR) Abbr. Reset value Type Description Period value Bit 15: 0 0x0000 This defines the period value of the TMRx counter. The timer stops working when the period value is 0.
Page 276 AT32A423 Series Reference Manual This bit acts on the channels as output. It is used to enable CxOUT and CxCOUT outputs. 0: Disabled 1: Enabled Automatic output enable OEN is set automatically at an overflow event. Bit 14 AOEN 0: Disabled...
Page 277: Tmr9 And Tmr12 Dma Control Register (Tmrx_Dmactrl)
AT32A423 Series Reference Manual 14.3.4.16 TMR9 and TMR12 DMA control register (TMRx_DMACTRL) Abbr. Reset value Type Description Bit 15:13 Reserved resd Kept at default value. DMA transfer bytes This field defines the number of DMA transfers: 00000: 1 byte 00001: 2 bytes...
Page 278: General-Purpose Timer (Tmr10/11/13/14)
AT32A423 Series Reference Manual 14.4 General-purpose timer (TMR10/11/13/14) 14.4.1 TMRx introduction The general-purpose timers (TMR10/11/13/14) consist of a 16-bit upcounter, one capture/compare register, and one independent channel. They can be used for dead-time insertion, input capture and programmable PWM output.
Page 279: Counting Mode
AT32A423 Series Reference Manual Figure 14-67 Control circuit with CK_INT, TMRx_DIV=0x0 and PR=0x16 CK_INT TMREN COUNTER overflow OVFIF 14.4.3.2 Counting mode The TMR10/11/13/14 supports multiple counting modes to meet various application scenarios. Each consists of a 16-bit upcounter. The TMRx_PR register is used to define counting period of counter. The value in the TMRx_PR is immediately moved to the shadow register by default.
Page 280: Figure 14-69 Overflow Event When Prben=0
AT32A423 Series Reference Manual Figure 14-69 Overflow event when PRBEN=0 TMR_CLK COUNTER PR[15:0] DIV[15:0] OVFIF Clear Clear Clear Figure 14-70 Overflow event when PRBEN=1 TMR_CLK COUNTER PR[15:0] DIV[15:0] OVFIF Clear Clear Clear Downcounting mode This mode is enabled by setting TWCMSEL[1:0]=2’b00 and OWCDIR=1’b1 in the TMRx_CTRL1 register.
Page 281: Figure 14-72 Counter Timing Diagram With Internal Clock Divided By 1 And Tmrx_Pr=0X32
AT32A423 Series Reference Manual Figure 14-72 Counter timing diagram with internal clock divided by 1 and TMRx_PR=0x32 TMR_CLK COUNTER OWCDIR PR[15:0] DIV[15:0] TWCMSEL [1：0] OVFIF Clear Clear Clear Repetition counter mode: The TMRx_RPR register is used to enable repetition counting mode. This mode is enabled when the repetition counter value is not equal to 0.
Page 282: Tmr Input Function
AT32A423 Series Reference Manual Figure 14-73 OVFIF in upcounting mode and central-aligned mode Example 1 ： up count mode,RPR=0x2 COUNTER RPR[7:0] RPR_CNT overflow OVFIF clear Example 2 ： two-way up count mode3, RPR=0x2 COUNTER RPR[7:0] RPR_CNT overflow OVFIF clear Example 3 ： two-way up count mode3, RPR=0x1...
Page 283: Tmr Output Function
AT32A423 Series Reference Manual Figure 14-74 Input/output channel 1 main circuit filter edge detector input divider C1IRAW TMRx_CH1 C1DF C1P/C1CP C1IDIV C1EN C1IFP1 C1IN Capture trigger C1DT_shadow CNT counter Capture C1DT Compare C1DT preload C1OCTRL C1OBEN Overflow event C1ORAW polarity select...
Page 284 AT32A423 Series Reference Manual the TMR15_PR register, while the duty cycle by the TMRx_CxDT register. PWM mode A: Enable PWM mode A by setting CxOCTRL=3’b110. In upcounting mode, C1ORAW outputs high when TMRx_C1DT>TMRx_CVAL; otherwise, it is low. In downcounting mode, C1ORAW outputs low when TMRx_C1DT<TMRx_CVAL;...
Page 285: Figure 14-77 C1Oraw Toggles When Counter Value Matches The C1Dt Value
AT32A423 Series Reference Manual Figure 14-77 C1ORAW toggles when counter value matches the C1DT value TMR_CLK COUNTER PR[15:0] DIV[15:0] C1OCTRL [2：0] C1DT[15：0] C1ORAW Figure 14-78 Upcounting mode and PWM mode A TMR_CLK COUNTER PR[15:0] DIV[15:0] C1OCTRL[2：0] C1DT[15：0] C1ORAW CIDT[15：0] C1ORAW C1DT[15：0]...
Page 286: Tmr Brake Function
AT32A423 Series Reference Manual corresponding pulses. Therefore, the dead-time should be less than the width of the active output. Figure 14-80 gives an example of dead-time insertion when CxP=0, CxCP=0, OEN=1, CxEN=1 and CxCEN=1. Figure 14-80 Complementary output with dead-time insertion...
Page 287: Debug Mode
AT32A423 Series Reference Manual Note: When the brake input is active, the OEN cannot be set, nor the status flag, BRKIF can be cleared. Figure 14-81 TMR output control Clock failure event break enable From clock control CSS(Clock Security System)
Page 288: Tmrx Registers
AT32A423 Series Reference Manual 14.4.4 TMRx registers Table TMR10/11/13/14 register map and reset value 14-9 Register Offset Reset value TMRx_CTRL1 0x00 0x0000 TMRx_CTRL2 0x04 0x0000 TMRx_IDEN 0x0C 0x0000 TMRx_ISTS 0x10 0x0000 TMRx_SWEVT 0x14 0x0000 TMRx_CM1 0x18 0x0000 TMRx_CCTRL 0x20 0x0000...
Page 289: Tmrx Control Register 2 (Tmrx_Ctrl2) (X=10/11/13/14)
AT32A423 Series Reference Manual 0: The counter does not stop at an update event 1: The counter stops at an update event Overflow event source This bit is used to select overflow event or DMA request sources. Bit 2 OVFS...
Page 290: Tmrx Interrupt Status Register (Tmrx_Ists) (X=10/11/13/14)
AT32A423 Series Reference Manual 1: Enabled Overflow interrupt enable Bit 0 OVFIEN 0: Disabled 1: Enabled 14.4.4.4 TMRx interrupt status register (TMRx_ISTS) (x=10/11/13/14) Abbr. Reset value Type Description Bit 15: 10 Reserved 0x00 resd Kept at default value. Channel 1 recapture flag This bit indicates whether a recapture is detected when C1IF=1.
Page 291: Tmrx Channel Mode Register1 (Tmrx_Cm1) (X=10/11/13/14)
AT32A423 Series Reference Manual Note: This bit acts only on channels with complementary output. Bit 4: 2 Reserved resd Kept at default value. Channel 1 event triggered by software This bit is set by software to generate a channel 1 event.
Page 292: Tmrx Channel Control Register (Tmrx_Cctrl) (X=10/11/13/14)
AT32A423 Series Reference Manual This field is used to define the direction of the channel 1 (input or output), and the selection of input pin when C1EN=‘0’: 00: Output 01: Input, C1IN is mapped on C1IFP1 10: Reserved 11: Reserved Input capture mode: Abbr.
Page 293: Table 14-10 Complementary Output Channel Ocx And Ocxn Control Bits With Brake Function
AT32A423 Series Reference Manual The active edge of the input signal is defined by C1CP/C1P. 00: C1IN active edge is on its rising edge. When used as external trigger, C1IN is not inverted. 01: C1IN active edge is on its falling edge. When used as external trigger, C1IN is inverted.
Page 294: Tmrx Counter Value Register (Tmrx_Cval) (X=10/11/13/14)
AT32A423 Series Reference Manual CxCOUT=CxCP, CxCEN=1; If the clock is present: after a dead-time, CxOUT=CxIOS, CxCOUT=CxCIOS, assuming that CxIOS and CxCIOS do not correspond to CxOUT and CxCOUT active level. Note: If the two outputs of a channel are not used (CxEN = CxCEN = 0), CxIOS, CxCIOS, CxP and CxCP must be cleared.
Page 295 AT32A423 Series Reference Manual 0011: f , N=8 SAMPLING CK_INT 1011: f /16, N=6 SAMPLING 0100: f /2, N=6 SAMPLING 1100: f /16, N=8 SAMPLING 0101: f /2, N=8 SAMPLING 1101: f /32, N=5 SAMPLING 0110: f /4, N=6 SAMPLING...
Page 296: Tmrx Dma Control Register (Tmrx_Dmactrl
AT32A423 Series Reference Manual 14.4.4.14 TMRX DMA control register (TMRX_DMACTRL) (X=10/11/13/14) Abbr. Reset value Type Description Bit 15:13 Reserved resd Kept at default value. DMA transfer bytes This field defines the number of DMA transfers: 00000: 1 byte 00001: 2 bytes...
Page 297: Tmr1 Functional Overview
AT32A423 Series Reference Manual Figure 14-83 Block diagram of advanced-control timer Clock failure event From clock control CSS(Clock Security System) Polarity BRK filter TMRx_BRK selection Dead time TMRx_CH4 C4IRAW CH4 filter OUT MODE IN MODE STCI Output4 C4IFP4 CH4 edge...
Page 298: Figure 14-85 Control Circuit With Ck_Int, Tmrx_Div=0X0 And Tmrx_Pr=0X16
AT32A423 Series Reference Manual Figure 14-85 Control circuit with CK_INT, TMRx_DIV=0x0 and TMRx_PR=0x16 CK_INT TMREN COUNTER overflow OVFIF External clock (TRGIN/EXT) The counter clock can be provided by two external clock sources, namely, TRGIN and EXT signals. SMSEL=3’b111: External clock mode A is selected. By setting the STIS[2: 0] bit, select an external clock source TRGIN signal to drive the counter to start counting.
Page 299: Figure 14-86 Block Diagram Of External Clock Mode A
AT32A423 Series Reference Manual Figure 14-86 Block diagram of external clock mode A TMRx_CH1 C1DF C1P/C1CP STIS filter edge dector TMRx_CH2 C2DF C2P/C2CP C1INC External clock filter edge dector mode A enable C1IFP1 External trigger TRGIN CK_CNT SMSEL=3'b111 DIV_counter CNT_counter...
Page 300: Counting Mode
AT32A423 Series Reference Manual Below is the configuration procedure for internal trigger input:  Set counting cycles through TMRx_PR register  Set counting frequency through TMRx_DIV register  Set counting modes through the TWCMSEL[1:0] in TMRx_CTRL1 register  Select internal trigger by setting STIS[2:0]= 3’b000~3’b011 in TMRx_STCTRL register ...
Page 301: Figure 14-91 Basic Structure Of A Counter
AT32A423 Series Reference Manual Figure 14-91 Basic structure of a counter PRBEN DIV_shadow TMRx_RPR Preload RPR_shadow TMRx_DIV Preload CNT_overflow Overflow event Overflow event DIV_counter CNT_counter RPR_counter DIV_overflow TMR_CLK (RPR_overflow) Overflow event TMRx_PR Preload PR_shadow PRBEN Upcounting mode This mode is enabled by setting TWCMSEL[1:0]=2’b00 and OWCDIR=1’b0 in the TMRx_CTRL1 register.
Page 302: Figure 14-95 Counter Timing Diagram With Internal Clock Divided By 1 And Tmrx_Pr=0X32
AT32A423 Series Reference Manual Up/down counting mode (center-aligned mode) Up/down counting mode can be enabled by setting TWCMSEL[1:0]≠2’b00 in the TMRx_CTRL1 register. In up/down counting mode, the counter counts up/down alternatively. When the counter counts from the value programmed in the TMRx_PR register down to 1, an underflow event is generated, and then restarts counting from 0;...
Page 303: Figure 14-96 Ovfif Behavior In Upcounting Mode And Center-Aligned Mode
AT32A423 Series Reference Manual Figure 14-96 OVFIF behavior in upcounting mode and center-aligned mode Example 1 ： up count mode,RPR=0x2 COUNTER RPR[7:0] RPR_CNT overflow OVFIF clear Example 2 ： two-way up count mode3, RPR=0x2 COUNTER RPR[7:0] RPR_CNT overflow OVFIF clear Example 3 ：...
Page 304: Figure 14-98 Example Of Encoder Interface Mode C
AT32A423 Series Reference Manual Encoder mode A: SMSEL=3’b001. The counter counts on the selected C1IFP1 edge (rising and falling edges), and the counting direction is dependent on the edge direction of C1IFP1 and the level of C2IFP2. Encoder mode B: SMSEL=3’b010. The counter counts on the selected C2IFP2 edge (rising and falling edges), and the counting direction is dependent on the edge direction of C2IFP2 and the level of C1IFP1.
Page 305: Tmr Input Function
AT32A423 Series Reference Manual 14.5.3.3 TMR input function The TMR1 has four independent channels. Each channel can be configured as input or output. As input, each channel input signal is processed as follows: − TMRx_CHx outputs the pre-processed CxIRAW. The C1INSE bit is used to select TMRx_CHx, or the XOR-ed TMRx_CH1, TMRx_CH2 and TMRx_CH3 as the source of C1IRAW.
Page 306: Figure 14-101 Pwm Input Mode Configuration Example
AT32A423 Series Reference Manual with the current counter value, and the CxRF is set to 1. To capture the rising edge of C1IN input, following the procedure below:  Set C1C=01 in the TMRx_CM1 register to select the C1IN as channel 1 input ...
Page 307: Tmr Output Function
AT32A423 Series Reference Manual Figure 14-102 PWM input mode reset counter and C1DT capture C2DT capture COUNTER STIS SMSEL C1DT C2DT 14.5.3.4 TMR output function The TMR output consists of a comparator and an output controller. It is used to program the period, duty cycle and polarity of the output signal.
Page 308 AT32A423 Series Reference Manual when TMRx_C1DT>TMRx_CVAL, otherwise, it is low; In downcounting mode, C1ORAW outputs low when TMRx_C1DT<TMRx_CVAL, otherwise, it is high. To use PWM mode A, the following procedures are recommended: − Set PWM periods through TMRx_PR register −...
Page 309: Figure 14-105 C1Oraw Toggles When Counter Value Matches The C1Dt Value
AT32A423 Series Reference Manual Figure 14-105 C1ORAW toggles when counter value matches the C1DT value TMR_CLK COUNTER PR[15:0] DIV[15:0] C1OCTRL [2：0] C1DT[15：0] C1ORAW Figure 14-106 Upcounting mode and PWM mode A TMR_CLK COUNTER PR[15:0] DIV[15:0] C1OCTRL[2：0] C1DT[15：0] C1ORAW CIDT[15：0] C1ORAW C1DT[15：0]...
Page 310: Figure 14-108 One-Pulse Mode
AT32A423 Series Reference Manual Figure 14-108 One-pulse mode COUNTER PR[15：0] C1DT[15：0] TRGIN C1ORAW C1OUT Master mode timer event output When TMR is used as a master timer, one of the following source of signals can be selected as TRGOUT output to a slave mode timer. This is done by setting the PTOS bit in the TMRxCTRL2 register.
Page 311: Tmr Brake Function
AT32A423 Series Reference Manual reference signal. If the delay is greater than the width of the active output, then theC1OUT and C1COUT will not generate corresponding pulses. Therefore the dead-time should be less than the width of the active output.
Page 312: Tmr Synchronization
AT32A423 Series Reference Manual  If AOEN=1, the OEN bit is automatically set again at the next overflow event. Note: When the brake input is active, the OEN cannot be set, nor the status flag, BRKIF can be cleared. Figure 14-111 TMR output control...
Page 313: Figure 14-113 Example Of Reset Mode
AT32A423 Series Reference Manual Figure 14-113 Example of reset mode TMR_CLK COUNTER PR[15:0] DIV[15:0] STIS[2：0] SMSEL[2：0] CI1F1 OVFIF TRGIF Slave mode: Suspend mode In this mode, the counter is controlled by a selected trigger input. The counter starts counting when the trigger input is high and stops as soon as the trigger input is low.
Page 314: Debug Mode
AT32A423 Series Reference Manual 14.5.3.7 Debug mode ® When the microcontroller enters debug mode (Cortex -M4F core halted), the TMR1 counter stops counting by setting the TMR1_PAUSE in the DEBUG module. 14.5.4 TMR1 registers These peripheral registers must be accessed by words (32 bits).
Page 315: Tmr1 Control Register2 (Tmr1_Ctrl2)
AT32A423 Series Reference Manual 01: Two-way counting mode 1, count up and down alternately, the CxIF bit is set only when the counter counts down 10: Two-way counting mode 2, count up and down alternately, the CxIF bit is set only when the counter...
Page 316: Tmr1 Slave Timer Control Register (Tmr1_Stctrl)
AT32A423 Series Reference Manual DMA request source Bit 3 0: Capture/compare event 1: Overflow event Channel control bit flash selection This bit only acts on channels that have complementary output. If the channel control bits are buffered: Bit 2 CCFS...
Page 317: Tmr1 Dma/Interrupt Enable Register (Tmr1_Iden)
AT32A423 Series Reference Manual 101: Filtered input 1 (C1IF1) 110: Filtered input 2 (C1IF2) 111: External input (EXT) Please refer to Table 14-11 for more information on ISx for each timer. Bit 3 Reserved resd Kept at its default value.
Page 318: Tmr1 Interrupt Status Register (Tmr1_Ists)
AT32A423 Series Reference Manual 1: Enabled Channel 1 interrupt enable Bit 1 C1IEN 0: Disabled 1: Enabled Overflow interrupt enable Bit 0 OVFIEN 0: Disabled 1: Enabled 14.5.4.5 TMR1 interrupt status register (TMR1_ISTS) Abbr. Reset value Type Description Bit 15: 13...
Page 319: Tmr1 Software Event Register (Tmr1_Swevt)
AT32A423 Series Reference Manual 1: Overflow event is generated. If OVFEN=0 and OVFS=0 in the TMRx_CTRL1 register: − An overflow event is generated when OVFG= 1 in the TMRx_SWEVE register; − An overflow event is generated when the counter CVAL is reinitialized by a trigger event.
Page 320 AT32A423 Series Reference Manual 0: C1ORAW is not affected by EXT input. 1: Once a high level is detect on EXT input, clear C1ORAW. Channel 1 output control This field defines the behavior of the original signal C1ORAW. 000: Disconnected. C1ORAW is disconnected from C1OUT;...
Page 321: Tmr1 Channel Mode Register2 (Tmr1_Cm2)
AT32A423 Series Reference Manual 11: Input, C2IN is mapped on STCI. This mode works only when the internal trigger input is selected by STIS. Channel 1 digital filter This field defines the digital filter of the channel 1. N stands for the number of filtering, indicating that the input edge can pass the filter only after N sampling events.
Page 322: Tmr1 Channel Control Register (Tmr1_Cctrl)
AT32A423 Series Reference Manual Bit 6: 4 C3OCTRL Channel 3 output control Bit 3 C3OBEN Channel 3 output buffer enable Bit 2 C3OIEN Channel 3 output enable immediately Channel 3 configuration This field is used to define the direction of the channel 1 (input or output), and the selection of input pin when C3EN=‘0’:...
Page 323: Table 14-14 Complementary Output Channel Cxout And Cxcout Control Bits With Brake Function
AT32A423 Series Reference Manual 1: C1COUT is active low. Channel 1 complementary enable Bit 2 C1CEN 0: Output is disabled. 1: Output is enabled. Channel 1 polarity When the channel 1 is configured as output mode: 0: C1OUT is active high...
Page 324: Tmr1 Counter Value Register (Tmr1_Cval)
AT32A423 Series Reference Manual If the clock is present: after a dead-time, CxOUT=CxIOS, CxCOUT=CxCIOS, assuming that CxIOS and CxCIOS do not correspond to CxOUT and CxCOUT active level. CxEN=CxCEN=0: Output disabled (corresponding IO is not driven by the timer, IO...
Page 325: Tmr1 Channel 2 Data Register (Tmr1_C2Dt)
AT32A423 Series Reference Manual 14.5.4.15 TMR1 channel 2 data register (TMR1_C2DT) Abbr. Reset value Type Description Channel 2 data register When the channel 2 is configured as input mode: The C2DT is the CVAL value stored by the last channel...
Page 326 AT32A423 Series Reference Manual 1: Enabled Automatic output enable OEN is set automatically at an overflow event. Bit 14 AOEN 0: Disabled 1: Enabled Brake input validity This bit is used to select the active level of a brake input.
Page 327: Tmr1 Dma Control Register (Tmr1_Dmactrl)
AT32A423 Series Reference Manual 14.5.4.19 TMR1 DMA control register (TMR1_DMACTRL) Abbr. Reset value Type Description Bit 15:13 Reserved resd Kept at default value. DMA transfer bytes This field defines the number of DMA transfers: 00000: 1 byte 00001: 2 bytes...
Page 328: Window Watchdog Timer (Wwdt)
AT32A423 Series Reference Manual 15 Window watchdog timer (WWDT) 15.1 WWDT introduction The window watchdog downcounter must be reloaded in a limited time window to prevent the watchdog circuits from generating a system reset. The window watch dog is used to detect the occurrence of system malfunctions.
Page 329: Debug Mode
AT32A423 Series Reference Manual Table 15-1 Minimum and maximum timeout value when PCLK1=72 MHz Prescaler Min. Timeout value Max. Timeout value 56.5μs 3.64ms 113.5μs 7.28ms 227.5μs 14.56ms 455μs 29.12ms Figure 15-2 Window watchdog timing diagram 55 54 52 51 50...
Page 330: Configuration Register (Wwdt_Cfg)
AT32A423 Series Reference Manual 15.5.2 Configuration register (WWDT_CFG) Abbr. Reset value Type Description Bit 31: 10 Reserved 0x000000 resd Kept at default value. Reload counter interrupt Bit 9 RLDIEN 0: Disabled 1: Enabled Clock division value 00: PCLK1 divided by 4096...
Page 331: Watchdog Timer (Wdt)
AT32A423 Series Reference Manual 16 Watchdog timer (WDT) 16.1 WDT introduction The WDT is driven by a dedicated low-speed clock (LICK). Due to the lower clock accuracy of LICK, the WDT is best suited to the applications that have lower timing accuracy and can run independently outside the main application.
Page 332: Debug Mode
AT32A423 Series Reference Manual Figure 16-1 WDT block diagram power domain 1.2 V power domain Prescaler register 8-bit SYNC WDT_DIV prescaler Reload register 12-bit reload 12-bit SYNC WDT_RLD value downcounter Compare CNT=0 reset Windows register 12-bit windows SYNC WDT_WIN value reset reload at CNT>WIN...
Page 333: Command Register (Wdt_Cmd)
AT32A423 Series Reference Manual 16.5.1 Command register (WDT_CMD) (Reset in Standby mode) Register Reset value Type Description Bit 31: 16 Reserved 0x0000 resd Kept at default value. Command register 0xAAAA: Reload counter 0x5555: Unlock the write-protected WDT_DIV, WDT_RLD Bit 15: 0...
Page 334: Window Register (Wdt_Win)
AT32A423 Series Reference Manual 16.5.5 Window register (WDT_WIN) (Not reset in Standby mode) Register Reset value Type Description Bit 31: 12 Reserved 0x000000 resd Kept at default value. Window value When the counter value is greater than the window value,...
Page 335: Enhanced Real-Time Clock (Ertc)
AT32A423 Series Reference Manual 17 Enhanced real-time clock (ERTC) 17.1 ERTC introduction The real-time clock provides a calendar clock function. The time and date can be modified by modifying the ERTC_TIME and ERTC_DATE register. The ERTC module is in the battery powered domain, which means that it keeps running and free from the influence of system reset as long as VBAT is powered (VBAT must be supplied through VDD domain).
Page 336: Ertc Function Overview
AT32A423 Series Reference Manual 17.3 ERTC function overview 17.3.1 ERTC clock ERTC clock source (ERTC_CLK) is selected via clock controller from a LEXT, LICK, and divided HEXT (by setting the ERTCSEL[1:0] in the CRM_BPDC register). The HEXT frequency division value is configured through the ERTC_DIV[4:0] bit in the CRM_CFG register.
Page 337 AT32A423 Series Reference Manual ERTC_TSTM ERTC_TSDT ERTC_TSSBS Configurable ERTC_SCAL when CALUPDF=0 ERTC_TAMP Configurable ERTC_ALASBS when ALAWF =1 Configurable ERTC_ALBSBS when ALBWF =1 ERTC_BPRx Clock and calendar initialization After the register write protection is unlocked, follow the procedure below for clock and calendar initialization: 1.
Page 338: Periodic Automatic Wakeup
AT32A423 Series Reference Manual the frequency of the PCLK1 must be at least seven times the ERTC_CLK frequency. In asynchronous read (DREN=1), an additional APB cycle is required to complete the read operations of the calendar register. Alarm clock initialization The ERTC contains two programmable alarm clocks: alarm clock A and alarm clock B, and their respective interrupts.
Page 339: Reference Clock Detection
AT32A423 Series Reference Manual When the divider A is less than 3, the calibration operates as if ADD was equal to 0. The divider B value should be reduced so that each second is accelerated by 8 ERTC_CLK cycles, which means that 256 ERTC_CLK cycles are added every 32 seconds.
Page 340: Multiplexed Function Output
AT32A423 Series Reference Manual generated if a tamper detection interrupt is enabled. If the TPTSEN bit is already set to 1, a time stamp event will be generated accordingly. Once a tamper event occurs, the battery powered registers will be reset so as to ensure data security in the battery powered domain.
Page 341: Ertc Wakeup
AT32A423 Series Reference Manual 17.3.9 ERTC wakeup ERTC can be woken up by alarm clock, periodic auto wakeup, time stamp or tamper event. To enable an ERTC interrupt, follow the procedure below: 1. Configure the EXINT line corresponding to ERTC interrupts as an interrupt mode and enable it, and select a rising edge 2.
Page 342: Ertc Registers
AT32A423 Series Reference Manual 17.4 ERTC registers These peripheral registers must be accessed by half words (16 bits) or words (32 bits). ERTC registers are 16-bit addressable registers. Table 17-4 ERTC register map and reset values Register Offset Reset value...
Page 343: Ertc Date Register (Ertc_Date)
AT32A423 Series Reference Manual 17.4.2 ERTC date register (ERTC_DATE) Abbr. Reset value Type Description Bit 31: 24 Reserved 0x00 resd Kept at default value. Bit 23: 20 Year tens Bit 19: 16 Year units Week day 0: Forbidden 1: Monday...
Page 344: Ertc Initialization And Status Register (Ertc_Sts)
AT32A423 Series Reference Manual Alarm B interrupt enable Bit 13 ALBIEN 0: Alarm B interrupt disabled 1: Alarm B interrupt enabled Alarm A interrupt enable Bit 12 ALAIEN 0: Alarm A interrupt disabled 1: Alarm A interrupt enabled Timestamp enable...
Page 345 AT32A423 Series Reference Manual 0: No tamper event 1: Tamper event occurred Timestamp overflow flag 0: No timestamp overflow Bit 12 TSOF rw0c 1: Timestamp overflow occurs If a new time stamp event is detected when time stamp flag (TSF) is already set, this bit will be set by hardware.
Page 346: Ertc Divider Register (Ertc_Div)
AT32A423 Series Reference Manual 1: Alarm B register write operation allowed Alarm A register allows write flag Bit 0 ALAWF 0: Alarm A register write operation not allowed 1: Alarm A register write operation allowed 17.4.5 ERTC divider register (ERTC_DIV) Abbr.
Page 347: Ertc Write Protection Register (Ertc_Wp)
AT32A423 Series Reference Manual Hour mask Bit 23 MASK3 0: No hour mask 1: Alarm clock doesn’t care about hours AM/PM 0: AM Bit 22 AMPM 1: PM Note: This bit is applicable for 12-hour format only. It is 0 for 24-hour format.
Page 348: Ertc Time Stamp Date Register (Ertc_Tsdt)
AT32A423 Series Reference Manual Bit 15 Reserved resd Kept at default value Bit 14: 12 MT Minute tens Bit 11: 8 Minute units Bit 7 Reserved resd Kept at its default value Bit 6: 4 Second tens Bit 3: 0 Second units Note: The content of this register is valid only when the TSF is set in the ERTC_STS register.
Page 349: Ertc Tamper Configuration Register (Ertc_Tamp)
AT32A423 Series Reference Manual 17.4.16 ERTC tamper configuration register (ERTC_TAMP) Abbr. Reset value Type Description Bit 31: 19 Reserved 0x0000 resd Kept at default value Output type Bit 18 OUTTYPE 0: Open-drain output 1: Push-pull output Time stamp detection pin selection...
Page 350: Ertc Alarm Clock A Subsecond Register (Ertc_Alasbs)
AT32A423 Series Reference Manual Tamper detection 1 valid edge If TPFLT=0: 0: Rising edge Bit 1 TP1EDG 1: Falling edge If TPFLT>0: 0: Low 1: High Tamper detection 1 enable Bit 0 TP1EN 0: Tamper detection 1 disabled 1: Tamper detection 1 enabled 17.4.17 ERTC alarm clock A subsecond register (ERTC_ALASBS)
Page 351: Analog-To-Digital Converter (Adc)
AT32A423 Series Reference Manual 18 Analog-to-digital converter (ADC) 18.1 ADC introduction The ADC is a peripheral that converts an analog input signal into a 12-bit/10-bit/8-bit/6-bit digital signal. Its sampling rate is as high as 5.33 MSPS. It has up to 26 channels (including 24 external input channels) for sampling and conversion.
Page 352: Adc Structure
AT32A423 Series Reference Manual 18.3 ADC structure Figure 18-1 shows the block diagram of ADC. Figure 18-1 ADC1 block diagram OCTESEL[4:0] ADCDIV ADC prescaler HCLK/ PLLCLK ADCCLK OCTEN [1:0] TMR1_TRGO TMR1_CC4 TMR2_TRGO ADCx_IN0 TMR3_TRGO Trigger ADCx_IN1 TMR9_TRGO detection TMR1_CC1 GPIO...
Page 353: Adc Functional Overview
AT32A423 Series Reference Manual 18.4 ADC functional overview 18.4.1 Channel management Analog signal channel input: There are 26 analog signal channel inputs for each of the ADCs, expressed by ADC_INx (x=0 to 17, 20 to 27).  ADC_IN0 to ADC_IN15 represent external analog input, ADC_IN16 represents internal temperature sensor, ADC_IN17 represents internal reference voltage, and ADC_IN20 to ADC_IN27 represent external analog input.
Page 354: Power-On And Calibration
AT32A423 Series Reference Manual Figure 18-2 ADC basic operation process Power-on Calibration Trigger conversion Read data 18.4.2.1 Power-on and calibration Power-on Set the ADCxEN bit in the CRM_APB2EN register to enable ADC clocks: PCLK2 and ADCCLK. Program the desired ADCCLK frequency by setting the ADCDIV bit in the ADC_CCTRL register.
Page 355: Trigger
AT32A423 Series Reference Manual Figure 18-3 ADC power-on and calibration The ADCEN The ADCAL bit is set by bit is set by software. software. ADCCLK ADCEN STAB RDY flag ADCAL Trigger OCCE flag Powering up Calibration Conversion status The RDY bit...
Page 356: Conversion Sequence Management
AT32A423 Series Reference Manual 18.4.3 Conversion sequence management Only one channel is converted at each trigger by default, that is, OSN1-defined channel or PSN4-defined channel. The following section describes various conversion sequence modes in detail. This mode enables multiple channels to be converted in a specific sequence.
Page 357: Repetition Mode
AT32A423 Series Reference Manual 18.4.3.3 Repetition mode The repetition mode is enabled by setting the RPEN bit in the ADC_CTRL2 register. When a trigger signal is detected, the ordinary channels will be converted repeatedly. This mode can work in conjunction with the ordinary channel conversion in sequence mode to enable the repeated conversion of the ordinary group.
Page 358: End Of Conversion
AT32A423 Series Reference Manual 18.4.4 End of conversion The ADABRT bit in the ADC_CTRL2 register is used to stop ADC conversions. At the end of the conversion, the conversion sequence returns to the first channel. This allows the user to configure a new sequence of channels, and the ADC starts conversions from the beginning based on the new order when a trigger occurs.
Page 359: Oversampling Of Ordinary Group Of Channels
AT32A423 Series Reference Manual 18.4.5.1 Oversampling of ordinary group of channels The OOSRSEL bit in the ADC_OVSP register can be used to resume ordinary oversampling mode.  OOSRSEL=0: continuous conversion mode. Ordinary group of channels, after being interrupted by preempted group of channels during oversampling, will retain the converted data and resume from the last interrupted ordinary conversion.
Page 360: Oversampling Of Preempted Group Of Channels
AT32A423 Series Reference Manual Ordinary oversampling trigger mode Figure 18-10 Sampling OCLEN=1, OSN1=ADC_IN0, OSN2=ADC_IN1 Conversion Non-triggered oversampling mode：OOSEN = 1, POSEN = 0, = 0, OOSRSEL OOSTREN Ordinary trigger Ordinary ADC_IN0 ADC_IN0 ADC_IN0 ADC_IN0 ADC_IN1 ADC_IN1 ADC_IN1 4 ADC_IN1 OCCE flag set Triggered oversampling mode：OOSEN = 1, POSEN = 0,...
Page 361: Data Read
AT32A423 Series Reference Manual Figure 18-12 Data alignment Ordinary channel data 12 bits Right-alignment DT[11] DT[10] DT[9] DT[8] DT[7] DT[6] DT[5] DT[4] DT[3] DT[2] DT[1] DT[0] Left-alignment DT[11] DT[10] DT[9] DT[8] DT[7] DT[6] DT[5] DT[4] DT[3] DT[2] DT[1] DT[0] Ordinary channel data 6 bits...
Page 362: Status Flag And Interrupts
AT32A423 Series Reference Manual When using an oversampler, voltage monitoring is based on the comparison result between the 16-bit registers (ADC_VMHB[15:0] and ADC_VMLB[15:0]) and the oversampled data. 18.4.7.1 Status flag and interrupts ADC has its dedicated ADC_STS registers, namely, ready flag (RDY), overflow event flag (OCCO),...
Page 363: Adc Status Register (Adc_Sts)
AT32A423 Series Reference Manual 18.5.1 ADC status register (ADC_STS) Accessed by words. Abbr. Reset value Type Description Bit 31: 7 Reserved 0x0000000 resd Kept at default value. ADC conversion ready flag This bit is read only. It is set by hardware when the ADC is powered.
Page 364 AT32A423 Series Reference Manual 10: 8-bit 11: 6-bit Voltage monitoring enable on ordinary channels 0: Voltage monitoring disabled on ordinary channels Bit 23 OCVMEN 1: Voltage monitoring enabled on ordinary channels Voltage monitoring enable on preempted channels Bit 22 PCVMEN...
Page 365: Adc Control Register2 (Adc_Ctrl2)
AT32A423 Series Reference Manual 18.5.3 ADC control register2 (ADC_CTRL2) Accessed by words. Abbr. Reset value Type Description Kept at default value Bit 30: 26 Reserved 0x00 resd Conversion of ordinary channels triggered by software 0: Conversion of ordinary channels not triggered...
Page 366: Adc Sampling Time Register 1 (Adc_Spt1)
AT32A423 Series Reference Manual 1: Abort current ADC conversion Note: This bit is cleared by hardware when the ADC conversion stops. After this bit is cleared, it is possible to retrigger conversion. If the ADABRT bit is set, ADC operations are allowed after the ADABRT bit is cleared by hardware.
Page 367 AT32A423 Series Reference Manual 110: 247.5 cycles 111: 640.5 cycles Sample time selection of channel ADC_IN15 000: Reserved 001: 6.5 cycles 010: 12.5 cycles 011: 24.5 cycles Bit 17: 15 CSPT15 100: 47.5 cycles 101: 92.5 cycles 110: 247.5 cycles 111: 640.5 cycles...
Page 368: Adc Sampling Time Register 2 (Adc_Spt2)
AT32A423 Series Reference Manual 101: 92.5 cycles 110: 247.5 cycles 111: 640.5 cycles 18.5.5 ADC sampling time register 2 (ADC_SPT2) Accessed by words. Abbr. Reset value Type Description Bit 31: 30 Reserved resd Kept at default value Sample time selection of channel ADC_IN9 000: Reserved 001: 6.5 cycles...
Page 369 AT32A423 Series Reference Manual Sample time selection of channel ADC_IN4 000: Reserved 001: 6.5 cycles 010: 12.5 cycles 011: 24.5 cycles Bit 14: 12 CSPT4 100: 47.5 cycles 101: 92.5 cycles 110: 247.5 cycles 111: 640.5 cycles Sample time selection of channel ADC_IN3 000: Reserved 001: 6.5 cycles...
Page 370: Adc Preempted Channel Data Offset Register X (Adc_Pcdtox
AT32A423 Series Reference Manual 18.5.6 ADC preempted channel data offset register x (ADC_PCDTOx) (x=1..4) Accessed by words. Abbr. Reset value Type Description Kept at default value Bit 31: 12 Reserved 0x00000 resd Data offset for Preempted channel x Bit 11: 0...
Page 371: Adc Ordinary Sequence Register 3 (Adc_Osq3)
AT32A423 Series Reference Manual Number of 7th conversion in ordinary sequence Note: The number can be 0~17, 20~27. For example, if Bit 4: 0 OSN7 0x00 the number is set to 8, it means that the 7 conversion is ADC_IN8 channel.
Page 372: Adc Sampling Time Register 3 (Adc_Spt3)
AT32A423 Series Reference Manual 18.5.15 ADC sampling time register 3 (ADC_SPT3) Accessed by words. Abbr. Reset value Type Description Bit 31: 24 Reserved resd Kept at default value. Sample time selection of channel ADC_IN27 000: 2.5 cycles 001: 6.5 cycles 010: 12.5 cycles...
Page 373: Adc Ordinary Sequence Register 4 (Adc_Osq4)
AT32A423 Series Reference Manual 100: 47.5 cycles 101: 92.5 cycles 110: 247.5 cycles 111: 640.5 cycles Sample time selection of channel ADC_IN21 000: 2.5 cycles 001: 6.5 cycles 010: 12.5 cycles Bit 5:3 CSPT21 011: 24.5 cycles 100: 47.5 cycles 101: 92.5 cycles...
Page 374: Adc Ordinary Sequence Register 6 (Adc_Osq6)
AT32A423 Series Reference Manual 18.5.18 ADC ordinary sequence register 6 (ADC_OSQ6) Accessed by words. Abbr. Reset value Type Description Kept at default value. Bit 31:20 Reserved resd Bit 19:15 OSN32 0x00 Number of 32nd conversion in ordinary sequence Bit 14:10...
Page 375: Adc Calibration Value Register (Adc_Calval)
AT32A423 Series Reference Manual 18.5.20 ADC calibration value register (ADC_CALVAL) Accessed by words. Abbr. Reset value Type Description Bit 31: 7 Reserved 0x0000 resd Kept at default value Bit 6: 0 CALVAL A/D calibration value 18.5.21 ADC additional register (ADC_MISC) Accessed by words.
Page 376: Digital-To-Analog Converter (Dac)
AT32A423 Series Reference Manual 19 Digital-to-analog converter (DAC) 19.1 DAC introduction The DAC uses a 12-bit digital input to generate an analog output between 0 and reference voltage. The digital part of the DAC can be configured in 8-bit or 12-bit mode and can be used in conjunction with the DMA.
Page 377: Functional Overview
AT32A423 Series Reference Manual  DMA underflow When the DAC DMA feature is enabled, an overflow occurs if a second external trigger arrives before the acknowledgement for the first external trigger is received. In this case, no new external trigger is handled, and no new DMA request is issued, and the DxDMAUDRF bit in the DAC_SR register is set, reporting the error.
Page 378: Figure 19-2 Lfsr Register Calculation Algorithm
AT32A423 Series Reference Manual Figure 19-2 LFSR register calculation algorithm The DxNBSEL [3: 0] bit in the DAC_CTRL register is set to mark partially or totally LFSR data. The resulting LSFR value is then added up to the DHRx value without overflow and this value is loaded into the DAC_DxODT register.
Page 379: Dac Data Alignment
AT32A423 Series Reference Manual 19.4.3 DAC data alignment The DAC supports a single DAC and dual DAC mode. The data format is dependent on the selected configuration mode. Single DAC data format: 8-bit right alignment: load data into the DAC_DxDTH8R [7:0]...
Page 380 AT32A423 Series Reference Manual 0001: Unmask LSFR bit[1: 0] /Triangle amplitude is equal to 3 0010: Unmask LSFR bit[2: 0] /Triangle amplitude is equal to 7 0011: Unmask LSFR bit[3: 0] /Triangle amplitude is equal to 15 0100: Unmask LSFR bit[4: 0] /Triangle amplitude is equal...
Page 381 AT32A423 Series Reference Manual DAC1 noise bit select These bits are used to select the mark bit in noise generation mode or amplitude in triangular-wave generation mode. 0000: Unmask LSFR bit0/Triangle amplitude is equal to 1 0001: Unmask LSFR bit[1:0]/Triangle amplitude is equal...
Page 382: Dac Software Trigger Register (Dac_Swtrg)
AT32A423 Series Reference Manual 19.5.2 DAC software trigger register (DAC_SWTRG) Abbr. Reset value Type Description Bit 31: 2 Reserved 0x0000 0000 resd Kept at default value DAC2 software trigger 0: DAC2 software trigger disabled 1: DAC2 software trigger enabled Bit 1...
Page 383: Dac2 8-Bit Right-Aligned Data Holding Register (Dac_D2Dth8R)
AT32A423 Series Reference Manual 19.5.8 DAC2 8-bit right-aligned data holding register (DAC_D2DTH8R) Abbr. Reset value Type Description Bit 31: 8 Reserved 0x000000 resd Kept at default value Bit 7: 0 D2DT8R 0x00 DAC2 8-bit right-aligned data 19.5.9 Dual DAC 12-bit right-aligned data holding register (DAC_DDTH12R) Abbr.
Page 384: Dac Status Register (Dac_Sts)
AT32A423 Series Reference Manual 19.5.14 DAC status register (DAC_STS) Abbr. Reset value Type Description Bit 31: 30 Reserved resd Kept at default value DAC2 DMA transfer underrun flag 0: No DAC2 DMA transfer underrun Bit 29 D2DMAUDRF 1: DAC2 DMA transfer underrun occurs Note: This bit is cleared by writing 1.
Page 385: Controller Area Network (Can)
AT32A423 Series Reference Manual 20 Controller area network (CAN) 20.1 CAN introduction CAN (Controller Area Network) is a serial communication protocol for real-time and reliable data communication among nodes. It supports the CAN protocol version 2.0A and 2.0B. 20.2 CAN main features ...
Page 386 AT32A423 Series Reference Manual Baud rate formula: �� = Nomal Bit Timimg �� = t ��_�� 1 ��2 with = 1 x t ��_�� = (1 + BTS1[3: 0]) x t ��1 �� = (1 + BTS2[2: 0]) x t ��2...
Page 387: Figure 20-2 Frame Type
AT32A423 Series Reference Manual Figure 20-2 Frame type Inter-frame Inter-frame space or Data frame (standard identifier) space overload frame 44 + 8* N Ack field Data field CRC field Arbitration field Control field 8* N Inter-frame Inter-frame space or Data frame ( extended identifier)
Page 388: Interrupt Management
AT32A423 Series Reference Manual 20.4 Interrupt management The CAN controller has four interrupt vectors that can be used to enable or disable interrupts by setting the CAN_INTEN register. Figure 20-3 Transmit interrupt generation TCIEN = 1 TX_INT TM0TCF = 1...
Page 389: Design Tips
AT32A423 Series Reference Manual 20.5 Design tips The following information can be used as reference for CAN application development:  Debug control When the system enters the debug mode, the CAN controller stops or continues to work normally, depending on the CANx_PAUSE bit in the DEBUG_CTRL register or the PTD bit in the CAN_MCTRL register.
Page 390: Operating Modes
AT32A423 Series Reference Manual 20.6.2 Operating modes The CAN controller has three operating modes:  Sleep mode After a system reset, the CAN controller is in Sleep mode. In this mode, the CAN clock is stopped to reduce power consumption and an internal pull-up resistance is disabled. However, the software can still access to the mailbox registers.
Page 391: Message Filtering
AT32A423 Series Reference Manual  Loop back mode is selected by setting the LBEN bit in the CAN_BTMG register. In this mode, The CAN only receives the level signal on its CANTX pin of its own node. Meanwhile, the CAN can send data to the external bus.
Page 392: Figure 20-10 16-Bit Identifier Mask Mode
AT32A423 Series Reference Manual Figure 20-10 16-bit identifier mask mode CAN_FiFB1[15:5] CAN_FiFB1[4:0] Mask CAN_FiFB1[31:21] CAN_FiFB1[20:16] CAN_FiFB2[15:5] CAN_FiFB2[4:0] Mask CAN_FiFB2[31:21] CAN_FiFB2[20:16] Mapping SID[10:0] EID[17:15] Figure 20-11 16-bit identifier list mode CAN_FiFB1[15:8] CAN_FiFB1[7:0] CAN_FiFB1[31:24] CAN_FiFB1[23:16] CAN_FiFB2[15:8] CAN_FiFB2[7:0] CAN_FiFB2[31:24] CAN_FiFB2[23:16] SID[10:0] EID[17:15] Mapping Filter match number 14 filter banks have different filtering effects dependent on the bit width mode.
Page 393: Message Transmission
AT32A423 Series Reference Manual CAN_F10FB2[31:16]- CAN_F11FB2[31:0]-ID Mask CAN_F12FB1[15:0]-ID CAN_F13FB1[15:0]-ID CAN_F13FB1[31:16]- CAN_F12FB1[31:16]-ID CAN_F12FB2[15:0]-ID CAN_F13FB2[15:0]-ID CAN_F13FB2[31:16]- CAN_F12FB2[31:16]-ID Priority rules It may occur that CAN controller receives a frame of message that pass through several filters successfully. In this case, the filter match number stored in the receive mailbox is determined according to the following priority rules: ...
Page 394: Figure 20-12 Transmit Mailbox Status
AT32A423 Series Reference Manual Figure 20-12 Transmit mailbox status EMPTY Send request(TMSR = 1) Abort sending(TMxCT = 1) PENDING Is it the highest priority Abort sending(TMxCT = 1) SCHEDULED Is the bus idle Send success or send failed with Send failed with automatic...
Page 395: Message Reception
AT32A423 Series Reference Manual 20.6.6 Message reception Register configuration The CAN_RFIx (receive FIFO mailbox identifier register), CAN_RFCx (receive FIFO mailbox data length and time stamp register), CAN_RFDTLx (receive FIFO mailbox data register low) and CAN_RFDTHx (receive FIFO mailbox data register high) registers can be used by user applications to obtain valid messages.
Page 396: Can Registers
AT32A423 Series Reference Manual Option 2: When AEBOEN=1 in the CAN_MCTRL register, in communication mode, the CAN will resume from bus-off state automatically after 128 occurrences of 11 consecutive recessive bits have been detected on the CAN RX pin. 20.7 CAN registers These peripheral registers must be accessed by words (32 bits).
Page 397: Can Control And Status Registers
AT32A423 Series Reference Manual FBWCFG 20Ch 0x0000 0000 Reserved 210h 214h 0x0000 0000 Reserved 218h FACFG 21Ch 0x0000 0000 Reserved 220h~23Fh F0FB1 240h 0xXXXX XXXX F0FB2 244h 0xXXXX XXXX F1FB1 248h 0xXXXX XXXX F1FB2 24Ch 0xXXXX XXXX … … F13FB1...
Page 398: Can Master Status Register (Can_Msts)
AT32A423 Series Reference Manual soon as a message is monitored on the CAN bus. Prohibit retransmission enable when sending fails enable Bit 4 PRSFEN 0: Retransmission is enabled. 1: Retransmission is disabled. Message discard rule select when overflow Bit 3 MDRSEL 0: The previous message is discarded.
Page 399: Can Transmit Status Register (Can_Tsts)
AT32A423 Series Reference Manual a status change interrupt. This bit is cleared by software (writing 1 to itself) or by hardware when DZC is cleared. Exit doze mode interrupt flag 0: Sleep mode is not left or no condition for exit.
Page 400 AT32A423 Series Reference Manual Transmit mailbox 0 lowest priority flag 0: Mailbox 0 is not given the lowest priority. Bit 29 TM0LPF 1: Lowest priority (This indicates that more than one mailboxes are pending for transmission, the mailbox 0 has the lowest priority.)
Page 401 AT32A423 Series Reference Manual new transmission request is received. Clearing this bit will clear the TSMF2, ALMF2 and TEMF2 bits of mailbox 2 by hardware Transmit mailbox 1 cancel transmit 0: No effect 1: Mailbox 1 cancel transmit Bit 15...
Page 402: Can Receive Fifo 0 Register (Can_Rf0)
AT32A423 Series Reference Manual to an arbitration lost. It is cleared by software writing 1 or by hardware at the start of the next transmission Transmit mailbox 0 transmission success flag 0: Transmission failed 1: Transmission was successful. Bit 1...
Page 403: Can Receive Fifo 1 Register (Can_Rf1)
AT32A423 Series Reference Manual 20.7.1.5 CAN receive FIFO 1 register (CAN_RF1) Abbr. Reset value Type Description Bit 31: 6 Reserved 0x0000000 resd Kept at default value. Receive FIFO 1 release 0: No effect 1: Release FIFO Note: This bit is set by software to release receive FIFO 1. It is...
Page 404 AT32A423 Series Reference Manual 0: Error type record interrupt disabled 1: Error type record interrupt enabled Note: EOIF is set only when this interrupt is enabled and the ETR[2: 0] is set by hardware. Bus-off interrupt enable 0: Bus-off interrupt disabled...
Page 405: Can Error Status Register (Can_Ests)
AT32A423 Series Reference Manual 20.7.1.7 CAN error status register (CAN_ESTS) Abbr. Reset value Type Description Receive error counter This counter is implemented in accordance with the Bit 31: 24 0x00 receive part of the fault confinement mechanism of the CAN protocol.
Page 406: Can Mailbox Registers
AT32A423 Series Reference Manual segment 2. Bit time segment 1 tBTS1 = tCAN x (BTS1[3: 0] + 1) Bit 19: 16 BTS1 Note: This field defines the number of time unit in Bit time segment 1. Bit 15: 12 Reserved resd Kept at default value.
Page 407: Transmit Mailbox Data Length And Time Stamp Register (Can_Tmcx)
AT32A423 Series Reference Manual 20.7.2.2 Transmit mailbox data length and time stamp register (CAN_TMCx) (x=0..2) All the bits in the register are write protected when the mailbox is not in empty state. Abbr. Reset value Type Description Transmit mailbox time stamp...
Page 408: Receive Fifo Mailbox Data Length And Time Stamp Register (Can_Rfcx
AT32A423 Series Reference Manual 20.7.2.6 Receive FIFO mailbox data length and time stamp register (CAN_RFCx) (x=0..1) Note: All the receive mailbox registers are read-only. Abbr. Reset value Type Description Receive FIFO time stamp Bit 31: 16 RFTS 0xXXXX Note: This field contains the value of the CAN timer sampled at the start of a receive frame.
Page 409: Can Filter Bit Width Configuration Register (Can_Fbwcfg)
AT32A423 Series Reference Manual 20.7.3.3 CAN filter bit width configuration register (CAN_FBWCFG) Note: This register can be written only when FCS=1 in the CAN_FCTRL register (The filter is in configuration mode). Abbr. Reset value Type Description Bit 31: 14 Reserved...
Page 410: Universal Serial Bus Full-Seed Device Interface (Otgfs)
AT32A423 Series Reference Manual 21 Universal serial bus full-seed device interface (OTGFS) As a full-speed dual-role device, the OTGFS is fully compliant with the Universal Serial Bus Specification Revision2.0. 21.1 OTGFS structure Figure 21-1 shows the block diagram of the OTGFS structure. The OTGFS module is connected to the AHB and has a dedicated SRAM of 1280 bytes.
Page 411: Otgfs Clock And Pin Configuration
AT32A423 Series Reference Manual pulse is output on PIN and the timer 2; an OE pulse generates when the OTGFS outputs data, the pulse is output on PIN. Suspend mode is supported. The OTGFS goes into power-saving mode after Suspend mode is entered.
Page 412: Otgfs Interrupts
AT32A423 Series Reference Manual 21.4 OTGFS interrupts Figure 21-2 shows the OTGFS interrupt hierarchy. Refer to the OTGFS interrupt register (OTGFS_GINTSTS) and OTGFS interrupt mask register (OTGFS_GINTMSK). Figure 21-2 OTGFS interrupt hierarchy CORE Interrupt Global Interrupt Mask (Bit 0) AHB Configuration...
Page 413: Otgfs Fifo Configuration
AT32A423 Series Reference Manual  Periodic transmit FIFO empty level 2. Configure the following fields in the AHB global configuration register:  OTGFS_GINTMSK.RXFLVLMSK = 0x0 3. Configure the following fields in the OTGFS_GUSBCFG register:  Full-speed timeout standard bit ...
Page 414: Host Mode
AT32A423 Series Reference Manual  OTGFS_DIEPTXF0.INEPT0TXSTADDR = rx_fifo_size 3. Device IN endpoint transmit FIFO#1 size register (OTGFS_DIEPTXF1)  OTGFS_DIEPTXF1.INEPTXFSTADDR = OTGFS_DIEPTXF0.INEPT0TXSTADDR + tx_fifo_size[0] 4. Device IN endpoint transmit FIFO#2 size register (OTGFS_DIEPTXF2)  OTGFS_DIEPTXF2.INEPTXFSTADDR = OTGFS_DIEPTXF1.INEPTXFSTADDR + tx_fifo_size[1] 5. Device IN endpoint transmit FIFO#i size register (OTGFS_DIEPTXFi) ...
Page 415: Refresh Controller Transmit Fifo
AT32A423 Series Reference Manual 2. OTGFS Non-periodic TX FIFO size register (OTGFS_GNPTXFSIZ)  OTGFS_GNPTXFSIZ.NPTXFDEP = tx_fifo_size[0]  OTGFS_GNPTXFSIZ. NPTXFSTADDR = rx_fifo_size 3. OTGFS host periodic transmit FIFO size register (OTGFS_HPTXFSIZ)  OTGFS_HPTXFSIZ.PTXFSIZE = tx_fifo_size[1]  OTGFS_HPTXFSIZ.PTXFSTADDR = OTGFS_GNPTXFSIZ.NPTXFSTADDR + tx_fifo_size[0] 4.
Page 416: Otgfs Channel Initialization
AT32A423 Series Reference Manual 21.5.3.2 OTGFS channel initialization To communicate with the device, the application must enable and initialize at least one channel according to the following steps: 1. Unmask the following interrupts by setting the OTGFS_GINTMSK register:  Non-periodic transmit FIFO empty for OUT transfers ...
Page 417: Figure 21-3 Writing The Transmit Fifo
AT32A423 Series Reference Manual queue before starting to write to the transmit FIFO. The application must always write to the transmit FIFO in WORDs. If the packet size is not aligned with WORD, the application must use padding. The OTGFS host determines the actual packet size according to the programmed maximum packet size and transfer size.
Page 418: Special Cases
AT32A423 Series Reference Manual Figure 21-4 Reading the receive FIFO Start RXFLVL interrupt? Unmask RXFLVL Unmask RXFLVL Mask RXFLVL interrupt interrupt interrupt Read the received packet from the Read Receive FIFO GRXSTSP PKTSTS=0x2 ? BCNT > 0? 21.5.3.5 Special cases (1) Handling babble conditions The OTGFS controller handles two cases of babble: packet babble and port babble.
Page 419: Figure 21-5 Hfir Behavior When Hfirrldctrl=0X0
AT32A423 Series Reference Manual Figure 21-5 shows the HFIR behavior when the HFIRRLDCTRL is set to 0x0 in the OTGFS_HFIR register. Figure 21-5 HFIR behavior when HFIRRLDCTRL=0x0 (3)SOF Lost Synchronization Due to HFIR Reload HFIR DN 0 400 399 0 400...
Page 420: Initialize Bulk And Control In Transfers
AT32A423 Series Reference Manual Figure 21-6 HFIR behavior when HFIRRLDCTRL=0x1 (3)SOF Lost Synchronization NOT Lost Due to HFIR Reload HFIR DN 0 400 399 0 400 ******************** 1 ******************** ******************** Counter Application Load Of HFIR HFIR (6)SOF back in (2)HFIR Reloaded...
Page 421 AT32A423 Series Reference Manual receive FIFO 7. The application must read the receive packet status, and ignore it when the receive packet status is not an IN data packet 8. The controller generates the XFERC interrupt as soon as the receive packet is read 9.
Page 422: Initialize Bulk And Control Out/Setup Transfers
AT32A423 Series Reference Manual Mask ACK else if (DATATGLERR) Reset Error Count 21.5.3.8 Initialize bulk and control OUT/SETUP transfers Figure 21-7 shows a typical bulk or control transfer OUT/SETUP transfer operation. Refer to channel 1 (ch_1) for more information. It is necessary to send two bulk transfer OUT packets. The control transfer SETUP operation is the same, just the fact that it has only one packet.
Page 423: Figure 21-7 Example Of Common Bulk/Control Out/Setup And Bulk/Control In Transfer
AT32A423 Series Reference Manual Figure 21-7 Example of common Bulk/Control OUT/SETUP and Bulk/Control IN transfer Application Host Device init_reg(ch_1) Non-periodic Request init_reg(ch_2) Queue write_tx_fifo Assume that this queue can (ch_1) hold 4 entries. set_ch_en(ch_2) write_tx_fifo (ch_1) ch_1 set_ch_en(ch_2) ch_2 ch_1...
Page 424: Initialize Interrupt In Transfers
AT32A423 Series Reference Manual Unmask CHHLTD Disable Channel if (XactErr) Increment Error Count Unmask ACK else Reset Error Count else if (CHHLTD) Mask CHHLTD if (Transfer Done or (Error_count == 3)) De-allocate Channel else Re-initialize Channel (Do ping protocol for HS)
Page 425 AT32A423 Series Reference Manual 4. The OTGFS host attempts to send an IN token in the next frame (odd) 5. The OTGFS host generates a RXFLVL interrupt as soon as an IN packet is received and written to the receive FIFO 6.
Page 426: Initialize Interrupt Out Transfers
AT32A423 Series Reference Manual Increment Error Count Unmask ACK Unmask CHHLTD Disable Channel else if (CHHLTD) Mask CHHLTD if (Transfer Done or (Error_count == 3)) De-allocate Channel else Re-initialize Channel (in next b_interval - 1 uF/F) else if (ACK) Reset Error Count...
Page 427: Figure 21-8 Shows An Example Of Common Interrupt Out/In Transfers
AT32A423 Series Reference Manual Figure 21-8 shows an example of common interrupt OUT/IN transfers Application Host Device init_reg(ch_1) Periodic Request Queue init_reg(ch_2) Assume that this queue can hold 4 entries. write_tx_fifo (ch_1) set_ch_en(ch_2) ch_1 ch_2 Odd (micro) frame DATA0 XFERC...
Page 428: Initialize Synchronous In Transfers
AT32A423 Series Reference Manual Reset Error Count Mask ACK Unmask CHHLTD Disable Channel else if (CHHLTD) Mask CHHLTD if (Transfer Done or (Error_count == 3)) De-allocate Channel else Re-initialize Channel (in next b_interval - 1 uF/F) else if (ACK) Reset Error Count...
Page 429: Initialize Synchronous Out Transfers
AT32A423 Series Reference Manual not an IN packet (GRXSTSR.PKTSTS!= 0x0010) 8. The controller generates an XFERC interrupt as soon as the receive packet is read 9. To handle the XFERC interrupt, read the PKTCN bit in the OTGFS_HCTSIZ2 register. If the PKTCNT bit in the OTGFS_HCTSIZ2 is not equal to 0, disable the channel before re-initializing the channel for the next transfer.
Page 430: Figure 21-9 Example Of Common Synchronous Out/In Transfers
AT32A423 Series Reference Manual 1. Initialize channel 1 (according to OTGFS channel initialization requirements). The application must set the ODDFRM bit in the OTGFS_HCCHAR2 register 2. Write the first packet to the channel 1 3. Along with the last WORD write of each packet, the host writes a request to the periodic request queue 4.
Page 431: Otgfs Device Mode
AT32A423 Series Reference Manual else if (CHHLTD) Mask CHHLTD De-allocate Channel 21.5.4 OTGFS device mode 21.5.4.1 Device initialization The application must perform the following steps to initialize the controller during power-on or after switching from host mode to device mode: 1.
Page 432: Endpoint Initialization On Enumeration Completion
AT32A423 Series Reference Manual  OTGFS_DOEPTSIZ0.SUPCNT = 0x3(to receive up to 3 consecutive SETUP packets) At this point, all initialization required to receive SETUP packets is done. 21.5.4.3 Endpoint initialization on enumeration completion This section describes the operations required for the application to perform when an enumeration completion interrupt signal is detected: ...
Page 433: Usb Endpoint Deactivation
AT32A423 Series Reference Manual 2. Once the endpoint is activated, the controller starts decoding the tokens issued to this endpoint and sends out a valid handshake for each valid token received for the endpoint. 21.5.4.7 USB endpoint deactivation This section describes how to deactivate an existing endpoint. Disable the suspended transfer before performing endpoint deactivation.
Page 434: Control Transfers (Setup/Status In)
AT32A423 Series Reference Manual  The application can receive up to 64-byte data for a single IN data transfer of control endpoint 0. If the application expects to receive more than 64-byte data during data IN stage, it must re-enable...
Page 435: Out Data Transfers
AT32A423 Series Reference Manual specified endpoint, and the start of the data stage. After this request is popped from the receive FIFO, the controller triggers a Setup interrupt on the specified control OUT endpoint  Data OUT packet mode: PKTSTS = DataOUT, BCnt =size of the received data OUT packet (0 ≤...
Page 436 AT32A423 Series Reference Manual of the NAK status bit and EPENA bit in the OTGFS_DOEPCTLx register. The SUPCNT bit is decremented each time the control endpoint receives a SETUP packet. If the SUPCNT bit is not programmed to a proper value before receiving a SETUP packet, the controller still receives the SETUP packet and decrements the SUPCNT bit, but the application may not be able to determine the exact number of SETUP packets received in the SETUP stage of a control transfer.
Page 437: In Data Transfers
AT32A423 Series Reference Manual Figure 21-11 SETUP data packet flowchart Waiting for DOEPINTn.SETUP B2BSTUP Interrupt bit set? rem_supcnt = setup_addr = rd_reg(DOEPTSIZn) rd_reg(DOEPDMAn) setup_cmd[31:0] = mem[4-2* rem_supcnt] setup_cmd[31:0] = mem[setup_addr-8] setup_cmd[63:32] = mem[5-2* rem_supcnt] setup_cmd[63:32] = mem[setup_addr-4] Find setup cmd type...
Page 438: Non-Periodic (Bulk And Control) In Data Transfers
AT32A423 Series Reference Manual FIFO. Normally, except for setting the endpoint enable bit, the application must do a read modify write on the OTGFS_DIEPCTLx register to avoid modifying the contents of the register. If the space is enough, the application can write multiple data packets for the same endpoint into the transmit FIFO.
Page 439: Non-Synchronous Out Data Transfers
AT32A423 Series Reference Manual 6. If there are no data in the FIFO on a received IN token and the packet count for the endpoint is 0, the controller generates an “IN token received when FIFO is empty” interrupt, and the NAK bit for the endpoint is not set.
Page 440 AT32A423 Series Reference Manual  If there is no space in the receive FIFO, synchronous or non-synchronous data packets are ignored and not written to the receive FIFO. Besides, the non-synchronous OUT tokens receive a NAK handshake response.  In all the above-mentioned cases, the packet count is not decremented because no data is written to the receive FIFO.
Page 441: Synchronous Out Data Transfers
AT32A423 Series Reference Manual Figure 21-12 BULK OUT transfer block diagram Host Device Application int_out_ep XFERSIZE = 512bytes PKTCNT = 1 wr_reg(DOEPTSIZn) EPENA = 1 CNAK = 1 wr_reg(DOEPCTLn) 512 bytes xact_1 idle until intr On new xfer or RXFIFO not...
Page 442: Enable Synchronous Endpoints
AT32A423 Series Reference Manual 2. For synchronous OUT data transfers, the transfer size and packet count must be set to the number of the largest-packet-size packets that can be received in a single frame and not exceed this size. Synchronous OUT data transfer cannot span more than one frame.
Page 443 AT32A423 Series Reference Manual synchronous endpoint of the frame before the frame to be transmitted. For example, to send data on the frame n, enable the endpoint of the frame n-1. Additionally, the OTGFS controller schedules the synchronous transfers by setting Even/Odd frame bits.
Page 444: Incomplete Synchronous Out Data Transfers
AT32A423 Series Reference Manual The INCOMPISOIN interrupt in the OTGFS_GINTSTS register is a global interrupt. Therefore, when more than one synchronous endpoints are in active state, the application must determine which one of the synchronous IN endpoints has not yet completed data transfers.
Page 445: Incomplete Synchronous In Data Transfers
AT32A423 Series Reference Manual register. 6. Wait for the endpoint disable interrupt in the OTGFS_DOEPINTx register, and enable the endpoint to receive new data in the next frame by following the steps listed in “SETUP/Data IN/Status OUT”. Because the controller can take some time to disable the endpoint, the application may not be able to receive the data in the next frame after receiving wrong synchronous data.
Page 446 AT32A423 Series Reference Manual count [epnum]  The application cannot transmit a zero-length data packet at the end of a transfer. But it can transmit a single zero-length data packet in itself, provided packet count [epnum] = 1, mc[epnum] = packet count [epnum] 2.
Page 447: Otgfs Control And Status Registers
AT32A423 Series Reference Manual INTKNTXFEMP interrupt indicates the successful completion of a synchronous IN transfer. When reading the OTGFS_DIEPTSIZx register, only transfer size =0 and packet count =0 indicate that all data are transmitted on the USB line. 8. The assertion of the XFERC interrupt in the OTGFS_DIEPINTx register, with or without the INTKNTXFEMP interrupt, indicates the successful completion of an interrupt IN transfer.
Page 448: Otgfs Register Address Map
AT32A423 Series Reference Manual Figure 21-13 CSR memory map 0000h The overall situation of the core CSRs(1024 byte) 0400h Host mode CSRs (1024 byte) 0800h Device mode CSRs (1024 byte) 0E00h Power and clock control CSRs (512 byte) 1000h Equipment EP 0/host channel 0 FIFO (4096 byte)
Page 449 AT32A423 Series Reference Manual OTGFS_GAHBCFG 0x008 0x0000 0000 OTGFS_GUSBCFG 0x00C 0x0000 1400 OTGFS_GRSTCTL 0x010 0x8000 0000 OTGFS_GINTSTS 0x014 0x0400 0020 OTGFS_GINTMSK 0x018 0x0000 0000 OTGFS_GRXSTSR 0x01C 0x0000 0000 OTGFS_GRXSTSP 0x020 0x0000 0000 OTGFS_GRXFSIZ 0x024 0x0000 0200 OTGFS_GNPTXFSIZ 0x028 0x0000 0200...
Page 450 AT32A423 Series Reference Manual OTGFS_HCINT1 0x528 0x0000 0000 OTGFS_HCINTMSK1 0x52C 0x0000 0000 OTGFS_HCTSIZ1 0x530 0x0000 0000 OTGFS_HCCHAR2 0x540 0x0000 0000 OTGFS_HCINT2 0x548 0x0000 0000 OTGFS_HCINTMSK2 0x54C 0x0000 0000 OTGFS_HCTSIZ2 0x550 0x0000 0000 OTGFS_HCCHAR3 0x560 0x0000 0000 OTGFS_HCINT3 0x568 0x0000 0000...
Page 451 AT32A423 Series Reference Manual OTGFS_HCINTMSK11 0x66C 0x0000 0000 OTGFS_HCTSIZ11 0x670 0x0000 0000 OTGFS_HCCHAR12 0x680 0x0000 0000 OTGFS_HCINT12 0x688 0x0000 0000 OTGFS_HCINTMSK12 0x68C 0x0000 0000 OTGFS_HCTSIZ12 0x690 0x0000 0000 OTGFS_HCCHAR13 0x6A0 0x0000 0000 OTGFS_HCINT13 0x6A8 0x0000 0000 OTGFS_HCINTMSK13 0x6AC 0x0000 0000...
Page 452 AT32A423 Series Reference Manual OTGFS_DTXFSTS3 0x978 0x0000 0200 OTGFS_DIEPCTL4 0x980 0x0000 0000 OTGFS_DIEPINT4 0x988 0x0000 0080 OTGFS_DIEPTSIZ4 0x990 0x0000 0000 OTGFS_DTXFSTS4 0x998 0x0000 0200 OTGFS_DIEPCTL5 0x9A0 0x0000 0000 OTGFS_DIEPINT5 0x9A8 0x0000 0080 OTGFS_DIEPTSIZ5 0x9B0 0x0000 0000 OTGFS_DTXFSTS5 0x9B8 0x0000 0200...
Page 453: Otgfs Global Registers
AT32A423 Series Reference Manual OTGFS_PCGCCTL 0xE00 0x0000 0000 21.6.3 OTGFS global registers These registers are available in both host and device modes, and do not need to be reprogrammed when switching between two modes. 21.6.3.1 OTGFS status and control register (OTGFS_GOTGCTL) This register controls the OTG function and reflects its status.
Page 454: Otgfs Usb Configuration Register (Otgfs_Gusbcfg)
AT32A423 Series Reference Manual Bit 6: 1 Reserved 0x00 resd Kept at default value. Accessible in both host mode and device modes Global interrupt mask The application uses this bit to mask or unmask the Bit 0 GLBINTMSK interrupts sent by the interrupt line to itself.
Page 455: Otgfs Reset Register (Otgfs_Grstctl)
AT32A423 Series Reference Manual 21.6.3.5 OTGFS reset register (OTGFS_GRSTCTL) The application resets various hardware modules in the controller through this register. Abbr. Reset value Type Description Accessible in both host mode and device modes AHB master Idle Bit 31 AHBIDLE This bit indicates that the AHB master state machine is in idle condition.
Page 456: Otgfs Interrupt Register (Otgfs_Gintsts)
AT32A423 Series Reference Manual a frame number of 0. If the application writes 1 to this bit, it may not be able to read the value, because this bit is cleared after a few clock cycles by the controller Accessible in both host mode and device modes...
Page 457 AT32A423 Series Reference Manual In device mode, this interrupt is generated only when a resume signal (triggered by host) is detected on the USB bus. In host mode, this interrupt is generated only when a remote wakeup signal (triggered by device) is detected on the USB bus.
Page 458 AT32A423 Series Reference Manual pending on one of the OUT endpoints in the controller. The application must read the Device All Endpoints Interrupt register to determine the exact number of the OUT endpoint on which the interrupt occurred, and then read the corresponding Device OUT Endpoint-n Interrupt register to determine the exact source of the interrupt.
Page 459 AT32A423 Series Reference Manual bit in the Device Control register (set by the application) has taken effect. That is, the controller has sampled the Global IN NAK bit set by the application. This bit can be cleared by writing the Clear Global Non-periodic IN NA bit in the Device Control register.
Page 460: Otgfs Interrupt Mask Register (Otgfs_Gintmsk)
AT32A423 Series Reference Manual This bit indicates the current mode. 0: Device mode 1: Host mode 21.6.3.7 OTGFS interrupt mask register (OTGFS_GINTMSK) This register works with the Interrupt Register to interrupt the application. When an interrupt bit is masked, the interrupt related to this interrupt bit is not generated. However, the Interrupt Register bit corresponding to this interrupt is still set.
Page 461: Otgfs Receive Status Debug Read/Otg Status Read And Pop Registers (Otgfs_Grxstsr / Otgfs_Grxstsp)
AT32A423 Series Reference Manual OTG interrupt mask Accessible in both host and device modes Bit 1 MODEMISMSK Mode mismatch interrupt mask Bit 0 Reserved resd Kept at default value. 21.6.3.8 OTGFS receive status debug read/OTG status read and POP registers (OTGFS_GRXSTSR / OTGFS_GRXSTSP) A read to the Receive Status Debug Read register returns the data of the top of the Receive FIFO.
Page 462: Otgfs Receive Fifo Size Register (Otgfs_Grxfsiz)
AT32A423 Series Reference Manual Indicates the byte count of the received data packet. Endpoint number Bit 3: 0 EPTNUM Indicates the endpoint number to which the currently received data packet belongs. 21.6.3.9 OTGFS receive FIFO size register (OTGFS_GRXFSIZ) The application can program the SRAM size that must be allocated to the receive FIFO.
Page 463: Otgfs General Controller Configuration Register (Otgfs_Gccfg)
AT32A423 Series Reference Manual 01: 1 location available 02: 2 locations available N: n locations available (0 ≤ n ≤ 8) Others: Reserved Reset value: Configurable Non-periodic TxFIFO space available Indicates the amount of space available in the non- periodic TxFIFO. Values are in terms of 32-bit words.
Page 464: Otgfs Device In Endpoint Tx Fifo Size Register (Otgfs_Dieptxfn) (X=1
AT32A423 Series Reference Manual 21.6.3.15 OTGFS device IN endpoint Tx FIFO size register (OTGFS_DIEPTXFn) (x=1…15, where n is the FIFO number) This register holds the depth and memory start address of the IN endpoint transmit FIFO in device mode. Each of the FIFOs contains an IN endpoint data. This register can be used repeatedly for instantiated IN endpoint FIFO1~15.
Page 465: Otgfs Host Frame Number/Frame Time Remaining Register (Otgfs_Hfnum)
AT32A423 Series Reference Manual The application uses this filed to program the interval between two consecutive SOFs (full speed) The number of PHY locks in this field indicates the frame interval. The application can write a value to the host frame interval register only after the port enable bit in the host port control and status register has been set.
Page 466: Otgfs Host All Channels Interrupt Register (Otgfs_Haint)
AT32A423 Series Reference Manual 0000: Periodic transmit FIFO is full 0001: 1 space available 0010: 2 space available N: n space available (0 ≤ n ≤ 512) Others: Reserved 21.6.4.5 OTGFS host all channels interrupt register (OTGFS_HAINT) When a flag event occurs on a channel, the host all channels interrupt register interrupts the application through the host channels interrupt bit of the controller interrupt register, as shown in Figure 21-2.
Page 467 AT32A423 Series Reference Manual this bit for various interfaces. Port line status Indicates the current logic status of the USB data lines. Bit 11: 10 PRTLNSTS Bit [10]: Logic level of D+ Bit [11]: Logic level of D– Bit 9...
Page 468: Otgfs Host Channelx Characteristics Register (Otgfs_Hccharx)
AT32A423 Series Reference Manual A port is enabled only by the controller after a reset sequence. This port is enabled by an overcurrent condition, a disconnected condition ro by the application. The application cannot set this bit by a register write operation.
Page 469: Otgfs Host Channelx Interrupt Register (Otgfs_Hcintx) (X = 0
AT32A423 Series Reference Manual 1: IN Endpoint number Bit 14: 11 EPTNUM Indicates the endpoint number on the device (serving as data source or receiver) Maximum packet size Bit 10: 0 0x000 Indicates the maximum packet size of the corresponding port.
Page 470: Otgfs Host Channelx Interrupt Mask Register (Otgfs_Hcintmskx)
AT32A423 Series Reference Manual 21.6.4.10 OTGFS host channelx interrupt mask register (OTGFS_HCINTMSKx) (x = 0...15, where x= channel number) This register is used to mask the channels described in the previous section. Abbr. Reset value Type Description Bit 31: 11...
Page 471: Otgfs Device Control Register (Otgfs_Dctl)
AT32A423 Series Reference Manual 01: 85% of the frame interval 10: 90% of the frame interval 11: 95% of the frame interval Device address Bit 10: 4 DEVADDR 0x00 The application must program this field every time a SetAddress command is received.
Page 472: Otgfs Device Status Register (Otgfs
AT32A423 Series Reference Manual and STALL bit settings. 1: No data is written to the receive FIFO, irrespective of space availability. Sends a NAK handshake on all packets (except on SETUP transfers). Drops all synchronous OUT packets. Global Non-periodic IN NAK status...
Page 473: Otgfs Device Otgfsin Endpoint Common Interrupt Mask Register (Otgfs_Diepmsk)
AT32A423 Series Reference Manual 01: Reserved 10: Reserved 11: Full speed (PHY clock is running at 48MHz) Others: Reserved Suspend status In device mode, this bit is set as long as a suspend condition is detected on the USB bus. The controller enters the suspend state when there is no activity on the USB bus.
Page 474: Otgfs Device All Endpoints Interrupt Mask Register (Otgfs_Daint)
AT32A423 Series Reference Manual 1: Interrupt unmasked Bit 7 Reserved resd Kept at default value. Back-to-back SETUP packets received mask Bit 6 B2BSETUPMSK 0: Interrupt masked 1: Interrupt unmasked Bit 5 Reserved resd Kept at default value. OUT token received when endpoint disabled mask...
Page 475: Otgfs Device In Endpoint Fifo Empty Interrupt Mask Register (Otgfs_Diepempmsk)
AT32A423 Series Reference Manual 21.6.5.8 OTGFS device IN endpoint FIFO empty interrupt mask register (OTGFS_DIEPEMPMSK) This register works with the TXFE_OTGFS_DIEPINTx register to generate an interrupt. Abbr. Reset value Type Description Bit 31: 8 Reserved 0x0000 resd Kept at default value.
Page 476: Otgfs Device In Endpoint-X Control Register (Otgfs_Diepctlx)
AT32A423 Series Reference Manual handshake, irrespective of this bit’s setting. Bit 16 Reserved resd Kept at default value. USB active endpoint This bit is always set to 1, indicating that the control Bit 15 USBACEPT endpoint 0 is always active in all configurations and interfaces.
Page 477 AT32A423 Series Reference Manual 0: Do not set NAK 1: Set NAK Clear NAK A write to this bit clears the NAK bit for this endpoint. Bit 26 CNAK 0: Not clear NAK 1: Clear NAK TxFIFO number Allocate FIFO number to the corresponding endpoint. A...
Page 478: Otgfs Device Control Out Endpoint 0 Control Register
AT32A423 Series Reference Manual 0: Even frame 1: Odd frame USB active endpoint Indicates whether this endpoint is active in the current configuration and interface. The controller clears this bit for all endpoints except for endpoint 0 after detecting a...
Page 479: Otgfs Device Control Out Endpoint-X Control Register (Otgfs_Doepctlx) (X= X=1
AT32A423 Series Reference Manual The controller always responds to SETUP data packets with an ACK handshake, regardless of whether this bit is set or not. Bit 16 Reserved resd Kept at default value. USB active endpoint This bit is always set to 1, indicating that a control...
Page 480 AT32A423 Series Reference Manual NAK handshakes on an endpoint. The controller sets this bit on a Transfer completed interrupt or after receiving a SETUP packet. Values: 0: Do not set NAK 1: Set NAK Clear NAK A write to this bit clears the NAK bit for the endpoint.
Page 481: Otgfs Device In Endpoint-X Interrupt Register (Otgfs_Diepintx)
AT32A423 Series Reference Manual through the SETEVNFR and SETODDFR bits in this register. 0: Even frame 1: Odd frame USB active endpoint Indicates whether this endpoint is active in the current configuration and interface. The controller clears this bit for all endpoints except for endpoint 0 after detecting a...
Page 482: Otgfs Device Out Endpoint-X Interrupt Register (Otgfs_Doepintx) (X=0
AT32A423 Series Reference Manual 21.6.5.14 OTGFS device OUT endpoint-x interrupt register (OTGFS_DOEPINTx) (x=0…7, where x if endpoint number) This register indicates the status of an endpoint with respect to USB and AHB-related events, as shown Figure 21-2. When the OEPINT bit of the OTGFS_GINTSTS register is set, the application must first read the OTGFS_DAINT register to get the exact endpoint number in which the event occurs, before reading the endpoint interrupt registers.
Page 483: Otgfs Device Out Endpoint 0 Transfer Size Register
AT32A423 Series Reference Manual 21.6.5.16 OTGFS device OUT endpoint 0 transfer size register (OTGFS_DOEPTSIZ0) The application must set this register before enabling endpoint 0. Once the endpoint 0 is enabled using the endpoint enable pin in the device endpoint 0 control register, the controller modifies this register. The application can only read this register as long as the controller clears the endpoint enable bit.
Page 484: Otgfs Device In Endpoint Transmit Fifo Status Register (Otgfs_Dtxfstsx) (X=1
AT32A423 Series Reference Manual 21.6.5.18 OTGFS device IN endpoint transmit FIFO status register (OTGFS_DTXFSTSx) (x=1…7, where x is endpoint number) This is a ready-only register containing the free space information for the device IN endpoint transmit FIFO. Abbr. Reset value...
Page 485: Power And Clock Control Registers
AT32A423 Series Reference Manual 21.6.6 Power and clock control registers 21.6.6.1 OTGFS power and clock gating control register (OTGFS_PCGCCTL) This register is available in host and device modes. Abbr. Reset value Type Description Bit 31: 5 Reserved 0x0000000 resd Kept at its default value.
Page 486: Hick Auto Clock Calibration (Acc)
AT32A423 Series Reference Manual 22 HICK auto clock calibration (ACC) 22.1 ACC introduction HICK auto clock calibration (HICK ACC), which uses the SOF signal (1 ms of period) generated as a reference signal, implements the sampling and calibration for the HICK clocks.
Page 487: Figure 22-2 Acc Block Diagram
AT32A423 Series Reference Manual  CRM_HICKTWK: the HICKTWK bit in the CRM module. This signal is used to calibrate the HICK in bypass mode. The value is defined by the HICKTWK[5: 0] in the CRM_CTRL register.  CRM_HICKTRIM: the HICKTRIM bit in the CRM module. This signal is used to calibrate the HICK in bypass mode.
Page 488: Principle
AT32A423 Series Reference Manual 22.5 Principle USB_SOF period signal: 1ms of period must be accurate, which is a prerequisite of the normal operation for an auto calibration module. cross-return algorithm: This is used to calculate a calibration value closest to the theoretic value. In theory, the actual frequency after calibration can be adjusted to be within an accuracy range of about 0.5 steps from the target frequency (8 MHz).
Page 489: Register Description
AT32A423 Series Reference Manual 22.6 Register description Refer to the list of abbreviations used in register descriptions. These peripheral registers must be accessed by words (32 bits). 22.6.1 ACC register map Table 22-2 ACC register map and reset values Register...
Page 490: Control Register 2 (Acc_Ctrl2)
AT32A423 Series Reference Manual Bit 7: 6 Reserved Forced by hardware to 0 CALRDY interrupt enable This bit is set or cleared by software. Bit 5 CALRDYIEN 0: Interrupt generation disabled 1: ACC interrupt is generated when CALRDY=1 in the...
Page 491: Compare Value 2 (Acc_C2)
AT32A423 Series Reference Manual 22.6.6 Compare value 2 (ACC_C2) Abbr. Reset value Type Description Bit 31: 16 Reserved 0x0000 resd Forced to 0 by hardware Compare 2 This value defines the number of clocks sampled for 8MHz (ideal frequency) clock in 1ms period , and its...
Page 492: Infrared Timer (Irtmr)
AT32A423 Series Reference Manual 23 Infrared timer (IRTMR) The IRTMR (Infrared Timer) is used to generate the IR_OUT signal that drives the infrared LED to achieve infrared control. The IR_OUT signals consists of a low-frequency modulation envelope and high-frequency carrier signals.
Page 493: External Memory Controller (Xmc)
AT32A423 Series Reference Manual 24 External memory controller (XMC) 24.1 XMC introduction XMC block is able to translate the AHB transactions into external memory signals and vice versa. It features two chip-select signals at different pins, for interfacing up to two external memories at a time.
Page 494: Xmc Architecture
AT32A423 Series Reference Manual 24.3 XMC architecture 24.3.1 Block diagram Figure 24-1 XMC block diagram Address/Data bus XMC registers AHB XMC memory AHB interface interface Central memory XMC_A[23:16] controller XMC_D[15:0] XMC_NOE XMC_NWE XMC_NWAIT NOR/PSRAM memory interface XMC_NE[4:1] XMC_NADV XMC_LB XMC_UB...
Page 495: Address Mapping
AT32A423 Series Reference Manual 24.3.2 Address mapping XMC addresses are divided into multiple memory banks, as shown below. Figure 24-2 XMC memory banks Memory Address Memory banks chip select signals 6000 0000h NOR/PSRAM bank1 16 MB XMC_NE[1] 60FF FFFFh Reserved...
Page 496: Operating Mode
AT32A423 Series Reference Manual 24.4.1 Operating mode Pin function: Pin signals vary from one external memory to another. Table 24-3 lists typical pin signals. Table 24-3 Pin signals for NOR and PSRAM XMC pin name NOR Flash PSRAM XMC_CLK Clock (synchronous mode)
Page 497: Access Mode
AT32A423 Series Reference Manual read/write Asynchronous Split into 2 XMC accesses read/write Synchronous Use XMC_LB and XMC_UB write Synchronous read/write Synchronous Split into 2 XMC accesses read/write 24.4.2 Access mode The XMC offers various access modes. Each access mode is operated based on timing parameters as...
Page 498: Figure 24-3 Nor/Psram Multiplexed Mode Read Access
AT32A423 Series Reference Manual Table 24-8 Multiplexed mode—SRAM/NOR Flash chip select timing register (XMC_BK1TMG) configuration Description Configuration Bit 31: 30 Reserved Bit 29: 28 ASYNCM: Asynchronous mode Bit 27: 24 DTLAT: Data latency CLKPSC: Clock frequency division Bit 23: 20...
Page 499: Synchronous Mode
AT32A423 Series Reference Manual Figure 24-4 NOR/PSRAM multiplexed mode write access Don t care ADDRST+1 ADDRHT+1 DTST+2 HCLK HCLK HCLK HCLK Chip select XMC_NE[x] signal XMC_NADV Address signals XMC_A[25：16] Memory address[25:16] High XMC_NOE XMC_NWE Data signals XMC_LB XMC_UB Address data Data from XMC XMC_D[15：0]...
Page 500: Figure 24-5 Nor/Psram Synchronous Multiplexed Mode Read Access
AT32A423 Series Reference Manual enable Bit 0 EN: Memory bank enable Table 24-10 Synchronous mode—SRAM/NOR Flash chip select timing register (XMC_BK1TMG) Description Configuration Bit 31: 30 Reserved Bit 29: 28 ASYNCM: Asynchronous mode Bit 27: 24 DTLAT: Data latency Refer to...
Page 501: Xmc Registers
AT32A423 Series Reference Manual Figure 24-6 NOR/PSRAM synchronous multiplexed mode write access DTLAT+1 t care XMC_CLK Clock XMC_CLK Chip select XMC_NE[x] signal XMC_NADV Address signals XMC_A[25：16] Memory address[25:16] High XMC_NOE XMC_NWE Data signals XMC_LB XMC_UB Wait signal XMC_NWAIT Address data XMC_D[15：0]...
Page 502: Nor Flash And Psram Control Registers
AT32A423 Series Reference Manual 24.5.1 NOR Flash and PSRAM control registers These peripherals registers have to be accessed by words (32 bits). 24.5.1.1 SRAM/NOR Flash chip select control register 1 (XMC_BK1CTRL1) Accessed by words Abbr. Reset value Type Description Bit 31: 20...
Page 503: Sram/Nor Flash Chip Select Control Register X (X=2, 4)
AT32A423 Series Reference Manual 00: 8 bits 01: 16 bits 10: Reserved 11: Reserved Memory device type 00: SRAM/ROM Bit 3: 2 01: PSRAM (Cellular RAM or CRAM) 10: NOR Flash 11: Reserved Address/data multiplexing enable This bit must be set to 1.
Page 504: Sram/Nor Flash Chip Select Timing Register X (X=1,2,4)
AT32A423 Series Reference Manual This bit defines the polarity of the NWAIT signal in synchronous mode. 0: NWAIT active low 1: NWAIT active high Synchronous burst enable This bit allows synchronous access to Flash memories. Bit 8 SYNCBEN 0: Synchronous burst disabled...
Page 505: Sram/Nor Flash Write Timing Register X (X=1,2,4)
AT32A423 Series Reference Manual Data setup time 00000000: 1 additional HCLK cycle is inserted 00000001: 2 additional HCLK cycles are inserted Bit 15: 8 DTST 0xFF …… 11111111: 256 additional HCLK cycles are inserted Address-hold time 0000: 0 HCLK cycle is inserted...
Page 506 AT32A423 Series Reference Manual read operations …… 00001000: 9 HCLK cycles are inserted for consecutive read operations (default value) …… 11111111: 256 HCLK cycles are inserted for consecutive read operations Bus turnaround phase for consecutive write duration This field is used to define the bus turnaround phase duration for consecutive write operations.
Page 507: Debug (Debug)
AT32A423 Series Reference Manual 25 Debug (DEBUG) 25.1 Debug introduction ® Cortex -M4F core provides powerful debugging features including halt and single step support, as well as trace function that is used for checking the details of the program execution. The debug features are implemented with a serial wire debug interface.
Page 508: Debug Device Id (Debug_Idcode)
AT32A423 Series Reference Manual 25.4.1 DEBUG device ID (DEBUG_IDCODE) MCU integrates an ID code that is used to identify MCU’s revision code. The DEBUG_IDCODE register is mapped on the external PPB bus at address 0xE0042000. This code is accessible by the SW debug port or by the user code.
Page 509: Debug Apb1 Pause Register (Debug_ Apb1_Pause)
AT32A423 Series Reference Manual Debug Deepsleep mode control bit 0: In Deepsleep mode, all clocks in the 1.2V domain are disabled. When exiting from Deepsleep mode, the internal RC oscillator (HICK) is enabled, and HICK is used as the system clock source, and the software must...
Page 510 AT32A423 Series Reference Manual WWDT pause control bit Bit 11 WWDT_PAUSE 0: WWDT works normally 1: WWDT stops running ERTC pause control bit Bit 10 ERTC_PAUSE 0: ERTC works normally 1: ERTC stops running Bit 9 Reserved Kept at default value.
Page 511: Debug Apb2 Pause Register (Debug_ Apb2_Pause)
AT32A423 Series Reference Manual 25.4.4 DEBUG APB2 pause register (DEBUG_ APB2_PAUSE) This register is asynchronously reset by POR Reset (not reset by system reset). It can be written by the debugger under reset. Abbr. Reset value Type Description Bit 31: 19...
Page 512: Revision History
AT32A423 Series Reference Manual 26 Revision history Document Revision History Date Version Revision Note 2024.04.25 2.00 Initial release. 2024.04.25 Page 512 Rev 2.00...
Page 513 No license, express or implied, to any intellectual property right is granted by ARTERY herein regardless of the existence of any previous representation in any forms. If any part of this document involves third party’s products or services, it does NOT imply that ARTERY authorizes the use of the third party’s products or services, or permits any of the intellectual property, or guarantees any uses of the third party’s products or services...

ARTERY AT32A423 Series Reference Manual

Quick Links

Need help?

Questions and answers

Related Manuals for ARTERY AT32A423 Series

Summary of Contents for ARTERY AT32A423 Series