Table of Contents
Advertisement
SERIAL PORT TIMING SPECIFICATIONS
AVDD = 3.3 V ± 5%, DVDD = CLKVDD = DRVDD = 3.3 V ± 10%, unless otherwise noted.
Table 5.
Parameter
WRITE OPERATION (See Figure 46)
SCLK Clock Rate (f
)
SCLK
SCLK Clock High (t
)
HI
SCLK Clock Low (t
)
LOW
SDIO to SCLK Setup Time (t
DS
SCLK to SDIO Hold Time (t
)
DH
SEN to SCLK Setup Time (t
)
S
SCLK to SEN Hold Time (t
)
H
READ OPERATION (See Figure 47 and Figure 48)
SCLK Clock Rate (f
)
SCLK
SCLK Clock High (t
)
HI
SCLK Clock Low (t
)
LOW
SDIO to SCLK Setup Time (t
DS
SCLK to SDIO Hold Time (t
)
DH
SCLK to SDIO (or SDO) Data Valid Time (t
SEN to SDIO Output Valid to Hi-Z (t
HALF-DUPLEX DATA INTERFACE (ADIO PORT) TIMING SPECIFICATIONS
AVDD = 3.3 V ± 5%, DVDD = CLKVDD = DRVDD = 3.3 V ± 10%, unless otherwise noted.
Table 6.
Parameter
1
READ OPERATION
(See Figure 50)
Output Data Rate
Three-State Output Enable Time (t
Three-State Output Disable Time (t
Rx Data Valid Time (t
)
VT
Rx Data Output Delay (t
)
OD
WRITE OPERATION (See Figure 49)
Input Data Rate (1× Interpolation)
Input Data Rate (2× Interpolation)
Input Data Rate (4× Interpolation)
Tx Data Setup Time (t
)
DS
Tx Data Hold Time (t
)
DH
Latch Enable Time (t
)
EN
Latch Disable Time (t
)
DIS
1
C
= 5 pF for digital data outputs.
LOAD
)
)
)
DV
)
EZ
)
PZL
)
PLZ
Rev. A | Page 7 of 48
Temp
Test Level
Full
IV
Full
IV
Full
IV
Full
IV
Full
IV
Full
IV
Full
IV
Full
IV
Full
IV
Full
IV
Full
IV
Full
IV
Full
IV
Full
IV
Temp
Test Level
Full
II
Full
II
Full
II
Full
II
Full
II
Full
II
Full
II
Full
II
Full
II
Full
II
Full
II
Full
II
AD9865
Min
Typ
Max
Unit
32
MHz
14
ns
14
ns
14
ns
0
ns
14
ns
0
ns
32
MHz
14
ns
14
ns
14
ns
0
ns
14
ns
2
ns
Min
Typ
Max
Unit
5
80
MSPS
3
ns
3
ns
1.5
ns
4
ns
20
80
MSPS
10
80
MSPS
5
50
MSPS
1
ns
2.5
ns
3
ns
3
ns
Advertisement
Table of Contents
Need help?
Do you have a question about the AD9865 and is the answer not in the manual?