JYTEK USB-61900 Series User Manual

JYTEK USB-61900 Series User Manual

16-bit 250ks/s usb 2.0-based high-performance daq module
Table of Contents

Advertisement

Quick Links

16-bit 250kS/s USB 2.0-based High-performance
Manual Rev.:
Revision Date:
Advance Technologies; Automate the World.
USB-61900 Series
DAQ Module
USB-61901/61902/61903
User's Manual
1.00
August 31, 2017

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the USB-61900 Series and is the answer not in the manual?

Questions and answers

Summary of Contents for JYTEK USB-61900 Series

  • Page 1 USB-61900 Series 16-bit 250kS/s USB 2.0-based High-performance DAQ Module USB-61901/61902/61903 User’s Manual Manual Rev.: 1.00 Revision Date: August 31, 2017 Advance Technologies; Automate the World.
  • Page 2 Environmental Responsibility JYTEK is committed to fulfill its social responsibility to global envi- ronmental preservation through compliance with the European Union's Restriction of Hazardous Substances (RoHS) directive and Waste Electrical and Electronic Equipment (WEEE) directive.
  • Page 3 Using this Manual Audience and Scope The USB-61900 Series User’s Manual is intended for hardware technicians and systems operators with knowledge of installing, configuring and operating industrial grade single board computers. Manual Organization This manual is organized as follows: Preface: Presents important copyright notifications, disclaimers, trademarks, and associated information on the proper understand- ing and usage of this document and its associated product(s).
  • Page 4 Conventions Take note of the following conventions used throughout this manual to make sure that users perform certain tasks and instructions properly. Additional information, aids, and tips that help users perform tasks. NOTE: NOTE: Information to prevent minor physical injury, component dam- age, data loss, and/or program corruption when trying to com- plete a task.
  • Page 5: Table Of Contents

    Table of Contents Preface ..................iii Table of Contents................vii List of Figures ................. xi List of Tables ................xiii 1 Introduction................1 Overview..................1 Features ..................1 Applications ................... 2 Specifications ................. 3 1.4.1 General Specifications ............3 1.4.2 Analog Input ................4 1.4.3 Analog Output ..............7 Unpacking Checklist ...............
  • Page 6 3 Installing the USB-61900 Series Module ........31 Connecting the USB-61900 Series Module........31 Device ID..................32 Hardware Configuration.............. 33 4 Operation ................35 Signal Function ................35 A/D Conversion ................36 4.2.1 Analog Input Circuitry ............37 4.2.2 AI Data Format ..............37 4.2.3...
  • Page 7 4.6.2 General Purpose Timer/Counter ........57 Basic Timer/Counter Function ............. 57 General Purpose Timer/Counter Modes ........58 4.8.1 Mode 1: Simple Gated-Event Counting ......58 4.8.2 Mode 2: Single Period Measurement........59 4.8.3 Mode 3: Single Pulse-Width Measurement.......59 4.8.4 Mode 4: Single-Gated Pulse Generation ......60 4.8.5 Mode 5: Single-Triggered Pulse.........60 4.8.6...
  • Page 8: List Of Figures

    List of Figures Figure 2-1: USB-61902 Module Rear View ..........11 Figure 2-2: USB-61902 Module Side View ...........12 Figure 2-3: USB-61902 Module Front View .........13 Figure 2-4: Module, Stand, Connector, and USB Cable .......14 Figure 2-5: Module, Stand, & Wall Mount Kit Side View (w/ connections) Figure 2-6: Module in Stand Front View..........15 Figure 2-7:...
  • Page 9 Figure 4-17: Infinite Iteration Waveform Generation ......55 Figure 4-18: Mode 1-Simple Gated-Event Calculation ......58 Figure 4-19: Mode 2-Single Period Measurement ........ 59 Figure 4-20: Mode 3-Single Pulse-Width Measurement....... 60 Figure 4-21: Mode 4-Single-Gated Pulse..........60 Figure 4-22: Mode 5-Single-Triggered Pulse ......... 61 Figure 4-23: Mode 6-Re-Triggered Single Pulse ........
  • Page 10 List of Tables Table 2-1: USB-61901/61902 pin assignment in single-end AI mode..21 Table 2-2: USB-61901/61902 pin assignment in pseudo-differential AI mode Table 2-3: USB-61903 pin assignment .............23 Table 2-4: CN1/CN2 I/O Signal Description..........24 Table 4-1: Bipolar Analog Input Range and Output Digital Code.....37 Table 4-2: Bipolar Output Code ...............48 Table 4-3:...
  • Page 11: Introduction

    1 MS/s update and programmable function I/O. The software programmable function I/O supports a variety of functions includ- ing TTL digital I/O, general-purpose timer/counter, and PWM out- put. The USB-61900 Series’ analog input, analog output, and function I/O are capable of functioning simultaneously at full speed.
  • Page 12: Applications

    Applications Automotive testing  Waveform generation  Laboratory research  Biotech measurement  I/O control  Introduction...
  • Page 13: Specifications

    Specifications 1.4.1 General Specifications I/O Specifications Number of channels 8-CH programmable function digital input (DI) 4-CH programmable function digital output (DO) Compatibility TTL (single-end) (supports 3.3V and 5 V DI but 3.3V DO) Input voltage Logic low: VIL = 0.8 V max; IIL = 0.2 mA max.Logic high: VIH = 2.0 V min.;...
  • Page 14: Analog Input

    1.4.2 Analog Input Analog Input (AI) USB-61901/61902 USB-61903 General Voltage 16 single-end (SE) or 8 Number of input pseudo-differential input channels: Current (programmable) 8 differential Input A/D converter AD7610 or equivalent 250K samples/s (single channel) Maximum sampling rate 250K/N-channel samples/s (scanning) Resolution 16 bit Input coupling...
  • Page 15 Analog Input (AI) USB-61901/61902 USB-61903 Electrical Offset error (gain=1) ±0.1 mV (typical) ±0.01 mA (typical) ±0.05% of FSR Gain error (gain=1) ±0.05% of FSR (typical) (typical) –3dB small signal 600 kHz bandwidth System noise 0.3 LSB CMRR 93 dB Spurious-free dynamic 108 dB range (SFDR) Signal-to-noise and...
  • Page 16 1. -3dB small signal bandwidth: (Typical, 25°C, single-ended) Input Range Bandwidth (-3dB) ± 10 V 600 kHz ± 2 V 630 kHz ± 1 V 660 kHz ± 200 mV 350 kHz 2. System Noise, SFDR, SINAD, THD, SNR (Typical, 25°C, sin- gle-ended) Input System Noise...
  • Page 17: Analog Output

    1.4.3 Analog Output Analog Output (AO) Number of channels D/A converter DAC8871 or equivalent Maximum update rage 1M samples Resolution 16 bits FIFO size 10k samples, 2-CH sharing (bulk trans.) Data transfers Programmed I/O, Continuous Output range ± 10V Output coupling Output impedance 0.01 (maximum) Stability...
  • Page 18: Unpacking Checklist

    Retain the shipping carton and packing materials for inspection. Obtain authorization from your dealer before returning any product to JYTEK. Ensure that the follow- ing items are included in the package. USB-61900 Series module ...
  • Page 19: Utilities For Windows

    U-Test U-Test is a free and ready-to-use utility which can assist instant testing and operation of all JYTEK USB DAQ series functions with no programming. In addition to providing data collection and moni- toring functions, U-Test also supports basic FFT analysis and pro- vides direct control of analog output and digital I/O with a user-friendly interface.
  • Page 20: Hardware Information

    Hardware Information This chapter provides information regarding dimensions, connec- tion, accessories, and pin assignments for the USB-61900 Series. Overview and Dimensions All dimensions shown are in millimeters (mm)  While model USB-61902 is illustrated as an  example, all dimensions and external features...
  • Page 21: Figure 2-2: Usb-61902 Module Side View

    Figure 2-2: USB-61902 Module Side View Hardware Information...
  • Page 22: Figure 2-3: Usb-61902 Module Front View

    Figure 2-3: USB-61902 Module Front View Hardware Information...
  • Page 23: Module Stand

    2.1.2 Module Stand The multi-function USB-61900 Series stand is compatible with desk, rail, or wall mounting. To fix the module in the stand, slide the module body into the stand until a click is heard. To remove the module from the stand, twist the bottom of the stand in a back-and forth motion and separate from the module.
  • Page 24: Figure 2-6: Module In Stand Front View

    Figure 2-6: Module in Stand Front View Hardware Information...
  • Page 25: Figure 2-7: Module Stand Top View

    20.4 20.4 Figure 2-7: Module Stand Top View Hardware Information...
  • Page 26: Figure 2-8: Module Stand Side Cutaway View

    Figure 2-8: Module Stand Side Cutaway View Figure 2-9: Module Stand Front View Hardware Information...
  • Page 27: Rail Mounting

    2.1.3 Rail Mounting The multi-function stand can be mounted on the DIN rail using the rail-mount kit as shown. Figure 2-10: Rail Mount Kit Figure 2-11: Module Pre-Rail Mounting Hardware Information...
  • Page 28: Figure 2-12: Module Rail-Mounted

    Figure 2-12: Module Rail-Mounted Hardware Information...
  • Page 29: Wall Mounting

    2.1.4 Wall Mounting The multi-function stand can be fixed to a wall using four flush head screws as shown. The four screw holes should be approximately 3.4 mm in diameter. 20.4 13.0 Figure 2-13: Wall Mount Holes Figure 2-14: Module with Wall Mount Apparatus Hardware Information...
  • Page 30: Connector Pin Assignment

    Connector Pin Assignment The USB-61900 Series module is equipped with 40-pin removable screw-down terminal connectors, with pin assignment as follows. Function Function ECLK AOTG* AITG GPI7 GPO3 GPI6 GPO2 GPI5 GPO1 GPI4 GPO0 GPI3 DGND GPI2 AGND GPI1 *AO1 GPI0...
  • Page 31: Table 2-2: Usb-61901/61902 Pin Assignment In Pseudo-Differential Ai Mode

    Function Function ECLK AOTG* AITG GPI7 GPO3 GPI6 GPO2 GPI5 GPO1 GPI4 GPO0 GPI3 DGND GPI2 AGND GPI1 *AO1 GPI0 *AO0 DGND AGND AISE AIL3 AIL7 AIH3 AIH7 AIL2 AIL6 AIH2 AIH6 AIL1 AIL5 AIH1 AIH5 AIL0 AIL4 AIH0 AIH4 *NC for USB-61901 Table 2-2: USB-61901/61902 pin assignment in pseudo-differential AI mode Hardware Information...
  • Page 32: Table 2-3: Usb-61903 Pin Assignment

    Function Function ECLK AOTG AITG GPI7 GPO3 GPI6 GPO2 GPI5 GPO1 GPI4 GPO0 GPI3 DGND GPI2 AGND GPI1 GPI0 DGND AGND AISE CI3- CI7- CI3+ CI7+ CI2- CI6- CI2+ CI6+ CI1- CI5- CI1+ CI5+ CI0- CI4- CI0+ CI4+ Table 2-3: USB-61903 pin assignment Hardware Information...
  • Page 33: Connector Signal Description

    2.2.1 Connector Signal Description Signal Reference Description Analog input (AI) ground. All three ground references (AIGND, AOGND, AIGND -------- and DGND) are connected together on board Analog Input Channels 0~15. Each channel pair, AI<i, i+1> (i=0,2,4,6..14) can be configured as either two single- AI<0..15>...
  • Page 34 The external analog input signal pro- vides its own reference grounding point and is suitable for ground-referenced signals. Referenced Single-End (RSE) Mode In referenced single-end mode, all input signals are connected to the ground provided by the USB-61900 Series, as shown. Hardware Information...
  • Page 35: Figure 2-15: Floating Source W/ Rse Input Connections

    This mode is suitable for connections with floating signal sources. When two or more floating sources are connected, these sources will be referenced to the same common ground. NOTE: NOTE: Input Multiplexer Instrumentation Amplifier Floating To A/D Signal Converter Source AIGND n = 0, ...,63 Figure 2-15: Floating source w/ RSE input connections...
  • Page 36: Figure 2-16: Grnd-Referenced Sources W/ Nrse Inputs

    Instrumentation Input Multiplexer x = 0, ..., 7 Amplifier Ground AIxH Referenced Signal To A/D Source Converter AIxL Common- AIGND mode noise & Ground potential Figure 2-16: GRND-Referenced Sources w/ NRSE Inputs Pseudo-Differential Input Mode Pseudo-differential input mode provides positive signal and negative signal inputs that respond to signal voltage difference between them, with the negative signal at a constant potential, shown.
  • Page 37: Figure 2-18: Floating Source W/ P-D Input

    Connection of a floating signal source to the USB-61900 Series module in pseudo-differential input mode is further shown. For floating signal sources, the negative side of the signal should be connected to the AIGND, with less noise coupled into the signal connections than in single-end mode.
  • Page 38: Figure 2-19: Current Input

    The negative end of the differential pair is connected to the system ground after current-to-voltage conversion. 249.5 Figure 2-19: Current Input USB-61903 includes a differential amplifier in the front-end cir- cuit providing support for common mode voltage of current source up to ±24 V. NOTE: NOTE: Hardware Information...
  • Page 39: Installing The Usb-61900 Series Module

    WARNING: Connecting the USB-61900 Series Module 1. Turn on your computer. 2. Connect the USB-61900 Series module to one USB 2.0 port on your computer using the included USB cable. 3. The first time the USB-61900 Series module is con- nected, a New Hardware message appears.
  • Page 40: Device Id

    Figure 3-1: USB-61900 module in Windows Device Manager If the USB-61900 Series module cannot be detected, the power provided by the USB port may be insufficient. The USB-61900 Series module is exclusively powered by the USB port and requires 400 mA @ 5 V.
  • Page 41: Hardware Configuration

    Hardware Configuration remaining hardware configurations software programmable, including sampling/update rate, input/output channel, input range, and others. Please see the UD-DASK Function Reference manual for details. Installing the USB-61900 Series Module...
  • Page 42: Operation

    Operation Operation of the USB-61900 Series is described here to assist in configuration programming module. Functions described include A/D conversion, D/A conversion, programmable function I/O, and others Signal Function The USB-61900 Series provides 16 single-end channels or 8 pseudo-differential channels...
  • Page 43: A/D Conversion

    EEPROM EEPROM 24MHz XTAL Control signal DATA Cypress ADC Front end CY7C68013A 16AI 16 Bit ADC AD7610 8051 Core 12/24/48MHz FPGA DAC Circuit 16 Bit DAC DIO circuit Digital I/O, General Timer/Counter, 8DI 4DO DI DO Circuit General Timer/ Pulse Generation General Counter Timer/...
  • Page 44: Analog Input Circuitry

    4.2.1 Analog Input Circuitry Analog AI[0..15] Input 16Bit ADC DATA 250ks/s AISENSE AI GND Calibration VOLTAGE FPGA Figure 4-2: Analog Input 4.2.2 AI Data Format The acquired 16-bit A/D data is 2’s complement coded data for- mat. Valid input ranges and ideal transfer characteristics are shown.
  • Page 45: Software Conversion With Polling Data Transfer Acquisition Mode (Software Polling)

    Continuous A/D Conversion Clock Source When the onboard ADC receives a conversion clock signal, A/ D conversion is triggered. The USB-61900 Series conversion clock may originate with the internal hardware timer or ECLK (external A/D conversion clock) pin. While the conversion clock...
  • Page 46: Figure 4-3: Analog Input Scan Timing

    Continuous Scanning with Internal Hardware Timer This mode is recommended if a fixed and precise A/D sampling rate is required. You can accurately program the period between conversions of individual channels. At least four counters must be specified, as follows. SI_counter (32-bit) ...
  • Page 47 Timebase Clock Source In scan acquisition mode, all A/D conversions start with the out- put of counters using the timebase as the clock source. Through the software, you can specify the timebase as the internal clock source (onboard 80 MHz). Three trigger sources are available to start the scan acquisi- tion.
  • Page 48: Analog Input Triggering

     4.2.5 Analog Input Triggering The USB-61900 Series supports flexible trigger sources for analog input functionality. The trigger source can originate with software command, external analog, or external digital signal in continuous analog input mode. Users can configure the trigger source and trigger mode by software.
  • Page 49: External Analog Triggering

    4.3.2 External Analog Triggering The analog multiplexer can select one input channel as the analog trigger source. That is, one of 16 input channels in single-end mode (or 8 input channels in pseudo-differential mode) can be selected as the analog trigger source. An external analog trigger occurs when the analog trigger signal crosses above (above high) or below (below low) the pre-defined voltage level.
  • Page 50: External Digital Triggering

    An external digital trigger occurs when a rising or falling edge is detected on the digital signal connected to the AITG (analog input trigger) pin. Trigger polarity can be programmed using JYTEK software drivers. Signal level of the external digital trigger signals should be TTL-compatible, with a minimum pulse of 20ns.
  • Page 51: Post-Trigger Acquisition Mode (No Retriggering)

    4.4.1 Post-Trigger Acquisition Mode (no retriggering) Post-trigger acquisition is indicated in applications where data is to be collected after a trigger event. The number of scans for each channel after triggering is specified in the PSC_counter as shown. total acquired data length NumChan_counter...
  • Page 52: Post-Trigger Or Delayed-Trigger Acquisition With Retriggering

    USB-61900 Series starts to acquire data. The total acquired data length = NumChan_counter * PSC_counter. When the Delay_counter clock source is set to timebase, the maximum delay time = 2 /80M s = 18.626ms WARNING: (NumChan _Counter=4, PSC_Counter=3) Trigger Scan_start...
  • Page 53: Gated Trigger

    signals occurring before the first two scans are completed will be ignored). When the re-trigger signal occurs, two more scans are performed. The process repeats until the specified number of re-trigger signals are detected. The total acquired data length = NumChan_counter * PSC_counter * Retrig_no.
  • Page 54: D/A Conversion

    (6 scans) Figure 4-10: Gated Trigger D/A Conversion For complex applications, the USB-61900 Series offers software polling to update the output, and continuous mode to generate waveforms. This means that the D/A update rate is controlled not only by software timing, but can also be set by a specified precision hardware timer.
  • Page 55: Bipolar Output Modes

    4.5.1 Bipolar Output Modes The USB-61900 Series supports a maximum ±10 V voltage output. The relationship of straight binary coding between the digital codes and output voltages is as shown. Digital Code Analog Output 0x7FFF +9.999695 V (+10 V - 1 LSB) 0x0001 +0.000305 V (1 LSB)
  • Page 56: Figure 4-11: Waveform Generation For Two Channel Update

    512 Samples Data FIFO 16 Bit Hex Data Format …… FFFF 0000 FFFE 0001 FFFD 0002 FF00 00FF Destination …… Channel Figure 4-11: Waveform Generation for Two Channel Update Data format in FIFO is shown. FFFF FFFE FFFD ………… FF00 DA Channel 0 0000 0001...
  • Page 57: Table 4-3: Waveform Generation Timer Definition

    Waveform Generation with Internal Hardware Timer Six counters interact with the waveform, generating different DAWR timings to produce various waveforms, as shown. Counter Width Description Note Update interval, defining the update Update interval = UI_counter 32-bit interval between each UI_counter / timebase* data output.
  • Page 58: Waveform Trigger Sources

    The maximum D/A update rate is 1 MHz, and the minimum UI_counter setting is 80. WARNING: 4 Update Count and 3 iteration count UC_Counter = 4 Trigger DAWR WF_in_Prog Delay until DLY2_Counter Delay until DLY2_Counter Delay until DLY1_Counter Reaches 0 Reaches 0 Reaches 0 DA_Update_Interval T =...
  • Page 59: Waveform Generation Trigger Modes

    AOTG (Analog output trigger) pin, as shown. Users can program the trigger polarity through JYTEK software. The signal level of the external digital trigger signals should be TTL-compatible, and the minimum pulse 20 ns.
  • Page 60: Figure 4-15: Delayed-Trigger Waveform Generation

    Delayed-Trigger Waveform Generation Delayed-Triggering is indicated when waveform generation is to be delayed after the trigger signal. The delay time is deter- mined by DLY1_counter, as shown. The counter calculates down on the rising edges of DLY1_counter clock source after the start trigger signal.
  • Page 61: Figure 4-16: Post-Trigger Or Delayed-Trigger With Retriggering

    After two trigger signals, as specified in Trig_Counter, no more trigger signals will be accepted unless a trigger reset command is executed. For more information on the Iterative Waveform Generation in this example, please see the next section. 3 update counts and 2 iterations UC_count = 3, IC_count = 2, Trig_count = 3, DLY1_count disabled, DLY2_count disabled Ignored...
  • Page 62: Figure 4-17: Infinite Iteration Waveform Generation

    An onboard data FIFO buffers the waveform patterns for wave- form generation. If the size of a single waveform is less than that of the FIFO, after initially loading the data from the host computer’s memory, the data in FIFO can be reused when a single waveform generation is completed and will not subse- quently occupy USB bandwidth.
  • Page 63: Programmable Function I/O

    The DLY2_counter clock source originates with the internal 80 MHz timebase. Programmable Function I/O The USB-61900 Series supports powerful programmable I/O func- tion provided by an FPGA chip, configurable as TTL DI/DO, 32-bit timer/counters, and PWM output. These signals are single-ended and 5 V TTL-compliant.
  • Page 64: General Purpose Timer/Counter

    4.6.2 General Purpose Timer/Counter The USB-61900 Series is equipped with two general purpose timer/counter sets featuring: Count up/down controllable by hardware or software  Programmable counter clock source (internal clock up to 80  MHz, external clock up to 10 MHz) Programmable gate selection (hardware or software con- ...
  • Page 65: General Purpose Timer/Counter Modes

    count up or down (high: count up; low: count down), while the GPTC_GATE input is a control signal acting as a counter enable or counter trigger signal in different applications. The GPTC_OUT then generates a pulse signal based on the timer/counter mode set.
  • Page 66: Mode 2: Single Period Measurement

    4.8.2 Mode 2: Single Period Measurement The counter calculates the period of the signal on GPTC_GATE in terms of GPTC_CLK. The initial count can be loaded from the soft- ware application. After software start, the counter calculates the number of active edges on GPTC_CLK between two active edges of GPTC_GATE.
  • Page 67: Mode 4: Single-Gated Pulse Generation

    Software start Gate Count value Figure 4-20: Mode 3-Single Pulse-Width Measurement 4.8.4 Mode 4: Single-Gated Pulse Generation This mode generates a single pulse with programmable delay and programmable pulse-width following software start. The two pro- grammable parameters can be specified in terms of periods of the GPTC_CLK input software...
  • Page 68: Mode 6: Re-Triggered Single Pulse Generation

    periods of the GPTC_CLK input. When the first GPTC_GATE edge triggers the single pulse, GPTC_GATE has no effect until software start is executed again. Generation of a single pulse with a pulse delay of two and a pulse-width of four is shown. Software start Gate Count value...
  • Page 69: Mode 7: Single-Triggered Continuous Pulse Generation

    4.8.7 Mode 7: Single-Triggered Continuous Pulse Generation This mode is similar to Mode 5 except that the counter generates contin- uous periodic pulses with programmable pulse interval and pulse-width following first active edge GPTC_GATE. When first GPTC_GATE edge triggers the counter, GPTC_GATE has no effect until software start is executed again.
  • Page 70: Mode 10: Pwm Output

    Figure 4-26: Mode 9-Edge Separation Measurement 4.8.10 Mode 10: PWM Output The USB-61900 Series timer/counter can also simulate a PWM (Pulse Width Modulation) output. By setting a varying amount of Pulse_initial_cnt and Pulse_length_cnt, varying pulse frequencies (Fpwm) and duty cycles (Dutypwm) can be obtained. PWM output is shown.
  • Page 71: Calibration

    Since measurement and output errors may vary depending on time and temperature, it is recommended that you calibrate the USB-61900 Series module in your existing testing environment, as follows. Auto-Calibration (USB-61901/61902 only) USB-61902 auto-calibration utility measures and corrects almost all calibration errors with no external signal connections, reference voltage, or measurement devices.
  • Page 72: Saving Calibration Constants

    EEPROM. When auto-calibration is complete, the new calibration constants can be saved to the user-configurable banks in the EEPROM. The USB-61900 Series should be warmed up for  at least 15 minutes before initiating auto-calibra-...
  • Page 73: Important Safety Instructions

    Important Safety Instructions user safety, please read follow instructions, WARNINGS, CAUTIONS, and NOTES marked in this manual and on the associated equipment before handling/operating the equipment. Read these safety instructions carefully.  Keep this user’s manual for future reference.  Read the specifications section of this manual for detailed ...
  • Page 74 Never attempt to fix the equipment. Equipment should only  be serviced by qualified personnel. A Lithium-type battery may be provided for uninterrupted, backup or emergency power. Risk of explosion if battery is replaced with an incorrect type; please dispose of used batteries appropriately. WARNING: Equipment must be serviced by authorized technicians ...
  • Page 75: Warranty Policy

    For products containing storage devices (hard drives,  flash cards, etc.), please back up your data before send- ing them for repair. JYTEK is not responsible for any loss of data. Please ensure the use of properly licensed software with ...
  • Page 76 3. Our repair service is not covered by JYTEK's guarantee in the following situations: Damage caused by not following instructions in the  User's Manual. Damage caused by carelessness on the user's part  during product transportation. Damage caused by fire, earthquakes, floods, lightening, ...

This manual is also suitable for:

Usb-61900Usb-61901Usb-61902Usb-61903

Table of Contents