Hide thumbs Also See for GW1NZ Series:
Table of Contents

Advertisement

Quick Links

GW1NZ series of FPGA Products
Package & Pinout User Guide
UG843-1.8.1E,09/12/2023

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the GW1NZ Series and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Summary of Contents for GOWIN GW1NZ Series

  • Page 1 GW1NZ series of FPGA Products Package & Pinout User Guide UG843-1.8.1E,09/12/2023...
  • Page 2 Copyright © 2023 Guangdong Gowin Semiconductor Corporation. All Rights Reserved. , LittleBee, and GOWIN are trademarks of Guangdong Gowin Semiconductor Corporation and are registered in China, the U.S. Patent and Trademark Office, and other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders.
  • Page 3 Revision History Date Version Description 10/24/2018 1.0E Initial version published. 01/10/2019 1.1E Introduction to the I/O BANK updated. I/O Bank View updated;  04/03/2019 1.2E CS16 package outline updated.  08/23/2019 1.3E The POD style of CS16 unified. 12/10/2019 1.4E The QN48 package information added.
  • Page 4: Table Of Contents

    Contents Contents Contents ......................... i List of Figures ....................iii List of Tables ...................... iv 1 About This Guide ..................... 1 1.1 Purpose ..........................1 1.2 Related Documents ......................1 1.3 Abbreviations and Terminology ................... 1 1.4 Support and Feedback ....................... 2 2 Overview ......................
  • Page 5 Contents 4.2 FN32 Package Outline (4mm x 4mm) ................17 4.3 FN32F Package Outline (4mm x 4mm) ................19 4.4 QN48 Package Outline (6mm x 6mm, GW1NZ-1/2) ............21 4.5 CS100H Package Outline (4mm x 4mm) ................. 23 4.6 CG25 Package Outline (1.8mm x 1.8mm) ............... 25 4.7 FN24 Package Outline (3mm x 3mm) ................
  • Page 6: List Of Figures

    List of Figures List of Figures Figure 3-1 View of GW1NZ-1 CS16 Pin Distribution (Top View) ............7 Figure 3-2 View of GW1NZ-1 FN32 Pin Distribution (Top View) ............8 Figure 3-3 View of GW1NZ-1 FN32F Pin Distribution (Top View) ............. 9 Figure 3-4 View of GW1NZ-1 QN48 Pin Distribution (Top View) ............
  • Page 7 List of Tables List of Tables Table 1-1 Abbreviations and Terminology ..................1 Table 2-1 Package and Max. User I/O Information ................3 Table 2-2 GW1NZ Power Pin ......................4 Table 2-3 Quantity of GW1NZ-1Pins ....................4 Table 3-1 Other Pins in GW1NZ-1 CS16 ................... 7 Table 3-2 Other Pins in GW1NZ-1 FN32 ...................
  • Page 8: About This Guide

    1 About This Guide 1.1 Purpose About This Guide 1.1 Purpose This manual contains an introduction to the GW1NZ series of FPGA products together with a definition of the pins, list of pin numbers, distribution of pins, and package diagrams. 1.2 Related Documents The latest user guides are available on the GOWINSEMI Website.
  • Page 9: Support And Feedback

    1 About This Guide 1.4 Support and Feedback 1.4 Support and Feedback Gowin Semiconductor provides customers with comprehensive technical support. If you have any questions, comments, or suggestions, please feel free to contact us directly using the information provided below.
  • Page 10: Overview

    2.1 PB-Free Package The GW1NZ series of FPGA products are PB free in line with the EU ROHS environmental directives. The substances used in the GW1NZ series of FPGA products are in full compliance with the IPC-1752 standards.
  • Page 11: Power Pin

    2 Overview 2.3 Power Pin The JTAGSEL_N and JTAG pins cannot be used as I/O simultaneously. When mode  [2:0] = 001, JTAGSEL_N and the four JTAG pins (TCK, TDI, TDO, and TMS) can be used as GPIO simultaneously. 2.3 Power Pin Table 2-2 GW1NZ Power Pin VCCIO0 VCCIO1...
  • Page 12: Quantity Of Gw1Nz-2 Pins

    2 Overview 2.4 Pin Quantity 2.4.2 Quantity of GW1NZ-2 Pins GW1NZ-2 Pin Type CS100H QN48 BANK0 26/11/6 10/4/1 BANK1 17/8/7 10/5/5 BANK2 23/11/7 8/4/1 I/O Single end/Differential pair BANK3 7/3/2 4/2/2 BANK4 8/4/2 2/1/1 BANK5 6/3/3 6/3/2 Max. User I/O Differential Pair VCC/VCCPLL VCCX...
  • Page 13: Introduction To The I/O Bank

    This manual provides an overview of the distribution view of the pins in the GW1NZ series of FPGA products. Please refer to 3 View of Pin Distribution for further details. Different IO Banks in the GW1NZ series of FPGA products are marked with different colors.
  • Page 14: View Of Pin Distribution

    3 View of Pin Distribution 3.1 View of GW1NZ-1 Pin Distribution View of Pin Distribution 3.1 View of GW1NZ-1 Pin Distribution 3.1.1 View of CS16 Pin distribution Figure 3-1 View of GW1NZ-1 CS16 Pin Distribution (Top View) Table 3-1 Other Pins in GW1NZ-1 CS16 VCCIO0 VCCIO1 VCCX...
  • Page 15: View Of Fn32 Pin Distribution

    3 View of Pin Distribution 3.1 View of GW1NZ-1 Pin Distribution 3.1.2 View of FN32 Pin Distribution Figure 3-2 View of GW1NZ-1 FN32 Pin Distribution (Top View) Table 3-2 Other Pins in GW1NZ-1 FN32 VCCIO0 VCCIO1 VCCX 8, 10 UG843-1.8.1E 8(27)
  • Page 16: View Of Fn32F Pin Distribution

    3 View of Pin Distribution 3.1 View of GW1NZ-1 Pin Distribution 3.1.3 View of FN32F Pin Distribution Figure 3-3 View of GW1NZ-1 FN32F Pin Distribution (Top View) Table 3-3 Other Pins in GW1NZ-1 FN32F VCCIO0 VCCIO1 VCCX 8、10 UG843-1.8.1E 9(27)
  • Page 17: View Of Qn48 Pin Distribution

    3 View of Pin Distribution 3.1 View of GW1NZ-1 Pin Distribution 3.1.4 View of QN48 Pin Distribution Figure 3-4 View of GW1NZ-1 QN48 Pin Distribution (Top View) Table 3-4 Other Pins in GW1NZ-1 QN48 12,37 VCCIO0 VCCIO1 VCCX 2,26 UG843-1.8.1E 10(27)
  • Page 18: View Of Cg25 Pin Distribution

    3 View of Pin Distribution 3.1 View of GW1NZ-1 Pin Distribution 3.1.5 View of CG25 Pin Distribution Figure 3-5 View of GW1NZ-1 CG25 Pin Distribution (Top View) Table 3-5 Other Pins in GW1NZ-1 CG25 VCCIO0 VCCIO1 VCCX UG843-1.8.1E 11(27)
  • Page 19: View Of Fn24 Pin Distribution

    3 View of Pin Distribution 3.1 View of GW1NZ-1 Pin Distribution 3.1.6 View of FN24 Pin Distribution Figure 3-6 View of GW1NZ-1 FN24 Pin Distribution (Top View) Table 3-6 Other Pins in GW1NZ-1 FN24 VCCIO0 VCCIO1 VCCX 12,17 UG843-1.8.1E 12(27)
  • Page 20: View Of Gw1Nz-2 Pin Distribution

    3 View of Pin Distribution 3.2 View of GW1NZ-2 Pin Distribution 3.2 View of GW1NZ-2 Pin Distribution 3.2.1 View of QN48 Pin Distribution Figure 3-7 View of GW1NZ-2 QN48 Pin Distribution (Top View) Table 3-7 Other Pins in GW1NZ-2 QN48 VCCIO0 VCCIO1 VCCIO3/VCCIO4/VCCIO5...
  • Page 21: View Of Cs100H Pin Distribution

    3 View of Pin Distribution 3.2 View of GW1NZ-2 Pin Distribution 3.2.2 View of CS100H Pin Distribution Figure 3-8 View of GW1NZ-2 CS100H Pin Distribution (Top View) Table 3-8 Other pins in GW1NZ-2 CS100H VCCIO0 VCCIO1 VCCIO2 VCCIO3 VCCIO4 VCCIO5 VCC/VCCPLL VCCD/VCCIOD VCCX...
  • Page 22: Package Diagrams

    4 Package Diagrams Package Diagrams 4.1 CS16 Package Outline (1.8mm x 1.8mm) Figure 4-1 Package Outline CS16 0.300278 0.314522 1.8148*1.8134± 0.025 0.26± 0.03 0.4/0.4 0.54± 0.05 0.2± 0.025 0.315± 0.015 0.025± 0.01 UG843-1.8.1E 15(27)
  • Page 23: Figure 4-2 Recommended Pcb Layout Cs16

    4 Package Diagrams 4.1 CS16 Package Outline (1.8mm x 1.8mm) Figure 4-2 Recommended PCB Layout CS16 GW1NZ_CS16_1R82_1R81_0R40 TOP VIEW UG843-1.8.1E 16(27)
  • Page 24: Fn32 Package Outline (4Mm X 4Mm)

    4 Package Diagrams 4.2 FN32 Package Outline (4mm x 4mm) 4.2 FN32 Package Outline (4mm x 4mm) Figure 4-3 Package Outline FN32 EXPOSED THERMAL PAD ZONE TOP VIEW BOTTOM VIEW SIDE VIEW UG843-1.8.1E 17(27)
  • Page 25: Figure 4-4 Recommended Pcb Layout Fn32

    4 Package Diagrams 4.2 FN32 Package Outline (4mm x 4mm) Figure 4-4 Recommended PCB Layout FN32 GW1NZ_FN32_4R00_4R00_0R40 TOP VIEW Unit:mm UG843-1.8.1E 18(27)
  • Page 26: Fn32F Package Outline (4Mm X 4Mm)

    4 Package Diagrams 4.3 FN32F Package Outline (4mm x 4mm) 4.3 FN32F Package Outline (4mm x 4mm) Figure 4-5 Package Outline FN32F EXPOSED THERMAL TOP VIEW PAD ZONE BOTTOM VIEW MILLIMETER SYMBOL 0.50 0.60 0.55 0.02 0.05 SIDE VIEW 0.15 0.25 0.20 0 .
  • Page 27: Figure 4-6 Recommended Pcb Layout Fn32F

    4 Package Diagrams 4.3 FN32F Package Outline (4mm x 4mm) Figure 4-6 Recommended PCB Layout FN32F GW1NZ_FN32F_4R00_4R00_0R40 TOP VIEW Unit:mm UG843-1.8.1E 20(27)
  • Page 28: Qn48 Package Outline (6Mm X 6Mm, Gw1Nz-1/2)

    4 Package Diagrams 4.4 QN48 Package Outline (6mm x 6mm, GW1NZ-1/2) 4.4 QN48 Package Outline (6mm x 6mm, GW1NZ-1/2) Figure 4-7 Package Outline QN48 UG843-1.8.1E 21(27)
  • Page 29: Figure 4-8 Recommended Pcb Layout Qn48

    4 Package Diagrams 4.4 QN48 Package Outline (6mm x 6mm, GW1NZ-1/2) Figure 4-8 Recommended PCB Layout QN48 GW1NZ_QN48_6R00_6R00_0R40 TOP VIEW Unit:mm UG843-1.8.1E 22(27)
  • Page 30: Cs100H Package Outline (4Mm X 4Mm)

    4 Package Diagrams 4.5 CS100H Package Outline (4mm x 4mm) Figure 4-9 Package Outline CS100H UG843-1.8.1E 23(27)
  • Page 31: Figure 4-10 Recommended Pcb Layout Cs100H

    4 Package Diagrams 4.5 CS100H Package Outline (4mm x 4mm) Figure 4-10 Recommended PCB Layout CS100H GW1NZ_CS100H_4R00_4R00_0R40 TOP VIEW UG843-1.8.1E 24(27)
  • Page 32: Cg25 Package Outline (1.8Mm X 1.8Mm)

    4 Package Diagrams 4.6 CG25 Package Outline (1.8mm x 1.8mm) Figure 4-11 Package Outline CG25 gw1nz_cg25_1r82_1r82_0r35 Figure 4-12 Recommended PCB Layout CG25 TOP VIEW Unit:mm UG843-1.8.1E 25(27)
  • Page 33: Fn24 Package Outline (3Mm X 3Mm)

    4 Package Diagrams 4.7 FN24 Package Outline (3mm x 3mm) Figure 4-13 Package Outline FN24 UG843-1.8.1E 26(27)
  • Page 34: Figure 4-14 Recommended Pcb Layout Fn24

    4 Package Diagrams 4.7 FN24 Package Outline (3mm x 3mm) Figure 4-14 Recommended PCB Layout FN24 gw1nz_fn24_3r0_3r0_0r40 TOP VIEW Unit:mm 3.00 3.00 1.30 1.30 3.10 0.40 0.65 0.20 UG843-1.8.1E 27(27)

This manual is also suitable for:

Gw1nz-1Gw1nz-2

Table of Contents