PCB Layout
4
PCB Layout
Figure 2
to
Figure 4
Figure 2. Assembly Layer
6
TPS7A26EVM-021 Evaluation Module
illustrate the PCB layout for this EVM.
Figure 4. Bottom Layer Routing
Copyright © 2018, Texas Instruments Incorporated
Figure 3. Top Layer Routing
SBVU050 – December 2018
Submit Documentation Feedback
www.ti.com
Need help?
Do you have a question about the TPS7A26EVM-021 and is the answer not in the manual?