Analog Devices EVAL-LTC7067-AZ User Manual page 4

EVAL-LTC7067-AZ
150V Dual High-Side MOSFET Gate
Driver
Test in Non-synchronous Step-down Converter
The EVAL-LTC7067-AZ can be configured as a simple open-loop non-synchronous buck converter. To set up, populate
Q1, D3, and cut the copper on D3 to isolate the cathode of D3 from GND, Q1 will be the control MOSFET of buck, and
D3 will conduct the freewheeling inductor current when Q1 is off. Set the corresponding duty cycle and frequency of G1IN,
populate inductor across Q1 source to VOUT1, and simply short VIN_OPT to Q1 drain. Choose the output capacitors,
switching frequency, duty cycle, and sinking current by design. VOUT1 is the output. VIN_OPT is the input, to test EVAL-
LTC7067-AZ in a buck configuration, another power supply connected to VIN_OPT and GND is needed, choose input
capacitors by design. Note that the G1_RTN will see VIN_OPT voltage and G1VCC will see VIN_OPT+VCC-V ,
DIODE
where V is the forward voltage drop of D , both G RTN and G V shouldn't exceed V
DIODE
Figure 8 ． Test with Buck Converter Set up
Test in Non-synchronous Step-up Converter
The EVAL-LTC7067-AZ can be configured as a simple open-loop non-synchronous boost converter. To set up, populate
Q2, D2. Populate inductor from V to Q2 drain. Set the corresponding duty cycle and frequency of G2IN. Choose the
IN
output capacitors, switching frequency, duty cycle, and sinking current by design. VOUT2 is the output. VIN_OPT is the
input, to test EVAL-LTC7067-AZ in a boost configuration, another power supply connected to VIN_OPT and GND is
needed, choose input capacitors by design.
FAULT
FAULT is an open drain output of an internal N-channel MOSFET, there is a pull-up resistor from FAULT to V on board.
CC
FAULT will be pulled low during V UVLO/OVLO, typical V UVLO voltage is 4.3V, V OVLO voltage is 14.6V, or
CC CC CC
over temperature (180˚C). After all the faults are cleared, FAULT will be pulled up to V .
CC
www.analog.com Analog Devices | 4