AMD XILINX VCK190 User Manual page 47

Board evaluation and management (beam) tool
Table of Contents

Advertisement

System Monitor
The system monitor enables you to view the values of PS/PMC and CPM clocks, resets, and
related information.
Clock Table
The clock table displays selected PLL, divider, target frequency, and the actual frequency for
PS/PMC and CPM modules in respective tabs. Click the DOWNLOAD button to download the
clock frequency details displayed in the table. The naming convention used for clocking registers
are: <module_name>_<clocking_registers_name>. The Clock Enable field indicates whether the
respective clock is enabled or disabled.
Clock Tree
The clock tree shows clock frequency values and displays all available PLL clock hierarchy. The
default value used for the reference clock is 33.33 MHz. You can change clock frequencies by
editing the Ref Clock. This automatically updates all respective clock frequencies shown in the
GUI, but does not update any clock frequencies on the board itself. When you update reference
clock frequencies on the board, you need to update the value in the ACAP Cockpit. You will be
prompted for permission to do so. Click Ok to implement the change.
UG1573 (v1.0) February 22, 2023
System Controller User Guide
Figure 41: Clock Table
Chapter 7: ACAP Cockpit Console
www.xilinx.com
Send Feedback
47

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Xilinx vmk180

Table of Contents