Samsung SAM88RCRI S3C9442 Manual page 35

Table of Contents

Advertisement

S3C9442/C9444/F9444/C9452/C9454/F9454
ADCON
— A/D Converter Control Register
Bit Identifier
Value
Read/Write
.7–.4
.3
.2–.1
.0
NOTE: Maximum ADC clock input = 4 MHz.
.7
.6
0
0
R/W
R/W
A/D Converter Input Pin Selection Bits
0
0
0
0
ADC0 (P0.0)
0
0
0
1
ADC1 (P0.1)
0
0
1
0
ADC2 (P0.2)
0
0
1
1
ADC3 (P0.3)/ In S3C9444, connected with GND internally
0
1
0
0
ADC4 (P0.4)/ In S3C9444, connected with GND internally
0
1
0
1
ADC5 (P0.5)/ In S3C9444, connected with GND internally
0
1
1
0
ADC6 (P0.6)/ In S3C9444, connected with GND internally
0
1
1
1
ADC7 (P0.7)/ In S3C9444, connected with GND internally
1
0
0
0
ADC8 (P2.6)/ In S3C9444, connected with GND internally
1
0
0
1
Connected with GND internally
1
0
1
0
Connected with GND internally
1
0
1
1
Connected with GND internally
1
1
0
0
Connected with GND internally
1
1
0
1
Connected with GND internally
1
1
1
0
Connected with GND internally
1
1
1
1
Connected with GND internally
End-of-Conversion Status Bit
0
A/D conversion is in progress
1
A/D conversion complete
Clock Source Selection Bit
0
0
f
/16 (f
OSC
OSC
0
1
f
/8 (f
OSC
OSC
1
0
f
/4 (f
OSC
OSC
1
1
f
/1 (f
OSC
OSC
Conversion Start Bit
0
No meaning
1
A/D conversion start
.5
.4
0
0
R/W
R/W
R/W
(note)
≤ 10 MHz)
≤ 10 MHz)
≤ 10 MHz)
≤ 2.5 MHz)
CONTROL REGISTERS
.3
.2
.1
0
0
0
R/W
R/W
F7H
.0
0
R/W
4-5

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sam88rcri s3c9444Sam88rcri s3c9452Sam88rcri s3c9454

Table of Contents