Project Transfer; Transfer Via Mpi - YASKAWA System 300S+ CPU 315-4PN43 Manual

Table of Contents

Advertisement

+
System 300S
5.9.2.1
Number remanence flag
5.9.2.2
Priority of OB 28 and OB 29
5.10

Project transfer

Overview
5.10.1

Transfer via MPI

General
Net structure
MPI programming cable
Terminating resistor
HB140 | CPU | 315-4PN43 | en | 18-02
Here the number of flag bytes may be set. With 0 the value Retentive memory > Number
of memory bytes starting with MB0 set at the parameters of the Siemens CPU is used.
Otherwise the adjusted value (1 ... 8192) is used. Default: 0
The priority fixes the order of interrupts of the corresponding interrupt OB. Here the fol-
lowing priorities are supported: 0 (Interrupt-OB is deactivated), 2, 3, 4, 9, 12, 16, 24.
Default: 24
There are the following possibilities for project transfer into the CPU:
Transfer via MPI
n
n
Transfer via Ethernet
n
Transfer via memory card
For transfer via MPI there is the following interface:
n
X2: MPI interface
The structure of a MPI net is electrically identical with the structure of a PROFIBUS net.
This means the same rules are valid and you use the same components for the build-up.
The single participants are connected with each other via bus interface plugs and
PROFIBUS cables. Per default the MPI net runs with 187.5kbaud. Yaskawa CPUs are
delivered with MPI address 2.
The MPI programming cables are available at Yaskawa in different variants. The cables
provide a RS232 res. USB plug for the PC and a bus enabled RS485 plug for the CPU.
Due to the RS485 connection you may plug the MPI programming cables directly to an
already plugged plug on the RS485 jack. Every bus participant identifies itself at the bus
with an unique address, in the course of the address 0 is reserved for programming
devices.
A cable has to be terminated with its surge impedance. For this you switch on the termi-
nating resistor at the first and the last participant of a network or a segment. Please make
sure that the participants with the activated terminating resistors are always power sup-
plied. Otherwise it may cause interferences on the bus.
Deployment CPU 315-4PN43
Project transfer > Transfer via MPI
49

Advertisement

Table of Contents
loading

Table of Contents