Integrated Peripherals - Shuttle AV11 User Manual

Ppga celeron processor based agp main board
Table of Contents

Advertisement

Integrated Peripherals

OnChip IDE Channel0
This item is used to defined on chip Primary PCI IDE controller is
Enable or Disable setting.
The choice: Enabled, Disabled.
OnChip IDE Channel1
This item is used to defined on chip Secondary PCI IDE controller is
Enable or Disable setting.
The choice: Enabled, Disabled.
IDE Prefetch Mode
Enable prefetching for IDE drive interfaces that support its faster drive
accesses. If you are getting disk drive errors, change the setting to
omit the drive interface where the errors occur. Depending on the
configuration of your IDE subsystem, this field may not appear, and it
does not appear when the Internal PCI/IDE field, above is Disabled.
The choice: Enabled, Disabled.
Primary Master / Slave PIO
In this items, there are five modes defined in manual mode and one
automatic mode. There are 0, 1, 2, 3, 4, and AUTO is the default
settings for on board Primary Master / Slave PIO timing.
The choice: Auto, Mode 0, Mode 1, Mode 2, Mode 3, Mode 4.
- 60 -

Advertisement

Table of Contents
loading

Table of Contents