Texas Instruments CDCE62005 User Manual

Low Phase Noise Clock Evaluation Module — up to 1.5
1 Features
• Easy-to-use evaluation module to generate low
phase noise clocks up to 1.5 GHz
• Easy device programming via host-powered USB
port
• Rapid configuration through provided EVM Control
Software
• Can be powered from the USB port, or by an
external 3.3V power supply
• Single-ended or differential input; external crystal
can be used with on-chip oscillator
• Footprint for optional crystal filter on one output
2 General Description
The CDCE62005 is a high performance, low phase noise frequency synthesizer and jitter cleaner. It
features an on-chip PLL with dual integrated LC Voltage Controlled Oscillators (VCOs) operating from
1.75–2.35 GHz. It provides support for three manually or automatically selected inputs, and provides up to
five differential, or ten single-ended, low-jitter outputs.
The CDCE62005 supports single-ended and differential input signals, as well as providing a crystal
oscillator circuit that operates in conjunction with an external AT-cut crystal.
The CDCE62005 is programmed through an SPI interface using the supplied EVM programming graphical
user interface (GUI).
The evaluation module (EVM) demonstrates the electrical performance of the device. This
fully-assembled, factory-tested evaluation board allows complete validation of all device functions. For
optimum performance, the board is equipped with 50Ω SMA connectors and well-controlled 50Ω
impedance microstrip transmission lines.
3 Signal Path and Control
The CDCE62005 provides three selectable inputs – PRI REF, SEC REF, and AUX IN. The PRI REF and
SEC REF inputs can accept up to 1500 MHz in the fan-out mode. In the PLL mode, PRI REF and SEC
REF can accept an input at up to 500MHz from a differential signal source, or up to 250MHz from a single
SCAU024 – September 2008
Submit Documentation Feedback
Figure 1. CDCE62005EVM Evaluation Board
Low Phase Noise Clock Evaluation Module — up to 1.5 GHz
User's Guide
SCAU024 – September 2008
GHz
1