Clevo P770ZM Service Manual page 59

Table of Contents

Advertisement

Processor 1/5
5
Haswell Processor 1/7 ( DMI,PEG )
MXM SIDE
C480
C480
0.22u_10V_X5R_04
0.22u_10V_X5R_04
D
15
PEG_RX0
C479
C479
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX#0
C478
C478
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX1
C477
C477
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX#1
C476
C476
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX2
C475
C475
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX#2
C474
C474
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX3
C473
C473
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX#3
C497
C497
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX4
C496
C496
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX#4
C472
C472
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX5
C471
C471
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX#5
C495
C495
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX6
C494
C494
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX#6
C470
C470
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX7
C469
C469
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX#7
C493
C493
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX8
C492
C492
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX#8
C468
C468
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX9
C467
C467
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX#9
C491
C491
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX10
C490
C490
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX#10
C466
C466
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX11
C465
C465
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX#11
C
C489
C489
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX12
C488
C488
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX#12
C464
C464
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX13
C463
C463
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX#13
C487
C487
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX14
C486
C486
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX#14
C482
C482
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX15
C481
C481
0.22u_10V_X5R_04
0.22u_10V_X5R_04
15
PEG_RX#15
19
DMI_TXP0
19
DMI_TXN0
19
DMI_TXP1
19
DMI_TXN1
19
DMI_TXP2
19
DMI_TXN2
19
DMI_TXP3
19
DMI_TXN3
24.9_1%_04
24.9_1%_04
VCCIOA_OUT
B
3.3VS
R507
R507
*1K_04
*1K_04
R509
R509
0_04
0_04
R506
R506
17
IGC_EN#
R510
R510
1K_04
1K_04
A
CLOCK VALIDATION STRAP
IGC IS ENABLED WHEN SAMPLED LOW
5
4
3
MXM SIDE
HASWELL
HASWELL
U42C
U42C
?
?
REV = 1.1
REV = 1.1
A12
PEG_TX_0
C445
C445
PEG_TX[0]
PEG_RX_0
E15
B12
PEG_TX#_0
C421
C421
PEG_RX[0]
PEG_TX#[0]
PEG_RX#_0
F15
PEG_RX#[0]
B11
PEG_TX_1
C441
C441
PEG_TX[1]
D14
C11
PEG_RX_1
PEG_TX#_1
C440
C440
PEG_RX[1]
PEG_TX#[1]
PEG_RX#_1
E14
PEG_RX#[1]
C10
PEG_TX_2
C439
C439
PEG_TX[2]
PEG_RX_2
E13
D10
PEG_TX#_2
C438
C438
PEG_RX[2]
PEG_TX#[2]
PEG_RX#_2
F13
PEG_RX#[2]
B9
PEG_TX_3
C437
C437
PEG_TX[3]
PEG_RX_3
D12
C9
PEG_TX#_3
C436
C436
PEG_RX[3]
PEG_TX#[3]
PEG_RX#_3
E12
PEG_RX#[3]
C8
PEG_TX_4
C435
C435
PEG_TX[4]
PEG_RX_4
E11
D8
PEG_TX#_4
C434
C434
PEG_RX[4]
PEG_TX#[4]
F11
PEG_RX#_4
PEG_RX#[4]
B7
PEG_TX_5
C433
C433
PEG_TX[5]
F10
C7
PEG_RX_5
PEG_TX#_5
C432
C432
PEG_RX[5]
PEG_TX#[5]
PEG_RX#_5
G10
PEG_RX#[5]
PEG_RX_6
E9
A6
PEG_TX_6
C410
C410
PEG_RX[6]
PEG_TX[6]
F9
B6
PEG_RX#_6
PEG_TX#_6
C411
C411
PEG_RX#[6]
PEG_TX#[6]
PEG_RX_7
F8
PEG_RX[7]
G8
B5
PEG_RX#_7
PEG_TX_7
C431
C431
PEG_RX#[7]
PEG_TX[7]
PEG_RX_8
D3
C5
PEG_TX#_7
C430
C430
PEG_RX[8]
PEG_TX#[7]
PEG_RX#_8
D4
PEG_RX#[8]
PEG_RX_9
E4
E1
PEG_TX_8
C419
C419
PEG_RX[9]
PEG_TX[8]
PEG_RX#_9
E5
E2
PEG_TX#_8
C418
C418
PEG_RX#[9]
PEG_TX#[8]
F5
PEG_RX_10
PEG_RX[10]
PEG_RX#_10
F6
F2
PEG_TX_9
C429
C429
PEG_RX#[10]
PEG_TX[9]
PEG_RX_11
G4
F3
PEG_TX#_9
C428
C428
PEG_RX[11]
PEG_TX#[9]
PEG_RX#_11
G5
PEG_RX#[11]
PEG_RX_12
H5
G1
PEG_TX_10
C417
C417
PEG_RX[12]
PEG_TX[10]
H6
G2
PEG_RX#_12
PEG_TX#_10
C416
C416
PEG_RX#[12]
PEG_TX#[10]
PEG_RX_13
J4
PEG_RX[13]
PEG_RX#_13
J5
H2
PEG_TX_11
C427
C427
PEG_RX#[13]
PEG_TX[11]
PEG_RX_14
K5
H3
PEG_TX#_11
C426
C426
PEG_RX[14]
PEG_TX#[11]
PEG_RX#_14
K6
PEG_RX#[14]
L4
J1
PEG_RX_15
PEG_TX_12
C415
C415
PEG_RX[15]
PEG_TX[12]
PEG_RX#_15
L5
J2
PEG_TX#_12
C414
C414
PEG_RX#[15]
PEG_TX#[12]
K2
PEG_TX_13
C425
C425
PEG_TX[13]
U3
K3
PEG_TX#_13
C424
C424
DMI_RX[0]
PEG_TX#[13]
T3
M2
PEG_TX_14
C413
C413
DMI_RX#[0]
PEG_TX[14]
U1
M3
PEG_TX#_14
C412
C412
DMI_RX[1]
PEG_TX#[14]
V1
L1
PEG_TX_15
C423
C423
DMI_RX#[1]
PEG_TX[15]
L2
PEG_TX#_15
C422
C422
PEG_TX#[15]
W2
DMI_RX[2]
V2
AA4
DMI_RX#[2]
DMI_TX[0]
Y3
AA5
DMI_RX[3]
DMI_TX#[0]
W3
DMI_RX#[3]
AB3
DMI_TX[1]
D1
AB4
RSVD_TP_D1
DMI_TX#[1]
C2
RSVD_TP_C2
B3
AC5
RSVD_TP_B3
DMI_TX[2]
A4
AC4
RSVD_TP_A4
DMI_TX#[2]
12 mil
R481
R481
P3
AC1
PEG_RCOMP
DMI_TX[3]
AC2
DMI_TX#[3]
3 OF 10
3 OF 10
3H993821-4M41-02H
3H993821-4M41-02H
?
?
CPU SOCKET -- LGA1150
3.3VA
R499
R499
1K_04
1K_04
CFG13
CFG13
3
R512
R512
10K_04
10K_04
Q37
Q37
G
C530
C530
MTN7002ZHS3
MTN7002ZHS3
47P_50V_NPO_04
47P_50V_NPO_04
10K_04
10K_04
B
Q36
Q36
2N3904
2N3904
10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,3,31,32,33,34,35,36,37,38,39,43,46,7,8,9
4
3
2
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX0
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX#0
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX1
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX#1
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX2
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX#2
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX3
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX#3
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX4
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX#4
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX5
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX#5
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX6
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX#6
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX7
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX#7
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX8
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX#8
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX9
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX#9
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX10
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX#10
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX11
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX#11
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX12
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX#12
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX13
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX#13
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX14
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX#14
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX15
15
0.22u_10V_X5R_04
0.22u_10V_X5R_04
PEG_TX#15
15
DMI_RXP0
19
DMI_RXN0
19
DMI_RXP1
19
DMI_RXN1
19
DMI_RXP2
19
DMI_RXN2
19
DMI_RXP3
19
DMI_RXN3
19
3.3V
PLACE NEAR CPU
RT1
RT1
P/N 6-17-10320-731
TH05-3H103FR
TH05-3H103FR
THERM_VOLT
31
R483
R483
10K_1%_04
10K_1%_04
CAD Note: Capacitor need to be placed
close to buffer output pin
Title
Title
Title
[02] Processor 1/5-DMI,FDI,PEG
[02] Processor 1/5-DMI,FDI,PEG
[02] Processor 1/5-DMI,FDI,PEG
17,18,19,20,43
3.3VA
3.3VS
Size
Size
Size
Document Number
Document Number
Document Number
11,17,22,24,25,26,27,3,30,36,37,39,40,41,43,44
3.3V
6-71-P7500-D03A
6-71-P7500-D03A
6-71-P7500-D03A
A3
A3
A3
SCHEMATIC1
SCHEMATIC1
SCHEMATIC1
3,5
VCCIOA_OUT
Date:
Date:
Date:
Wednesday, October 29, 2014
Wednesday, October 29, 2014
Wednesday, October 29, 2014
2
Schematic Diagrams
1
D
Sheet 2 of 57
Processor 1/5
C
B
A
Rev
Rev
Rev
3.0
3.0
3.0
Sheet
Sheet
Sheet
2
2
2
of
of
of
58
58
58
1
Processor 1/5 B - 3

Advertisement

Table of Contents
loading

Table of Contents