Table of Contents
Advertisement
PCB Layout
5
PCB Layout
Figure 1
to
Figure 3
Figure 1. Assembly Layer
6
TPS7A10EVM-004 Evaluation Module
show the PCB layout for this EVM.
Figure 3. Bottom Layer Routing
Copyright © 2018, Texas Instruments Incorporated
Figure 2. Top Layer Routing
SBVU040 – February 2018
Submit Documentation Feedback
www.ti.com
Advertisement
Table of Contents
Need help?
Do you have a question about the TPS7A10EVM-004 and is the answer not in the manual?
Questions and answers