Page 1
Hsin Chuang City, Taipei, Taiwan, R.O.C. Declare under sole responsibility that the DGL200 motherboard Meets the intent of Directive 89/336/ECC for Electromagnetic Compatibility. Compliance was demonstrated to the following specifications as listed in the official Journal of the European Communities:...
Page 2
Most of the features of this product have passed strict verification and are subject to change at any time without notice. If any malfunction occurs due to the future technical changes made by the respective component manufacturers, Iwill assumes no responsibility or liability for it.
Chapter 0 Overview Thank you for purchasing Iwill DGL200 motherboard. This operation manual will instruct you how to configure and install the system properly. It contains an overview about the engineering design and features of this product. Also, this manual provides useful information for later on upgrade or configuration change.
Page 6
0.1.2 Core Logic Intel 82443GX PCI/A.G.P. controller Integrated DRAM controller Integrated PCI bus mastering controller Integrated Accelerated Graphics Port (A.G.P.) bus controller Intel 82371EB PCI/ISA/IDE Xcelerator (PIIX4E) Multifunction PCI-to-ISA bridge (PCI Rev 2.1 compliant) Integrated IDE controller with Ultra DMA/33 support USB host interface with support for two USB ports Enhanced DMA controller and standard Interrupt controller and Timer function System Management Bus (SMB) with support for DIMM SPD...
0.1.6 Expansion slots one ISA slots Five PCI slots One A.G.P. slot 0.1.7 Form Factor Compliance with ATX Version 2.01 specification Supports ATX power supply connector Supports the remote on/off switch Physical dimensions: length: 274 mm / width: 305 mm 0.1.8 Manageability Winbond W83782 System Hardware Monitor Wake on LAN header for use with add-in network interface cards (NICs)
0.3 Motherboard Components Placement The following figure shows the location of the motherboard components. 5VSB LID-ON GNT# FIRRX REQ# IRRX SIRQ KB ON IRTX 1--2: Disable KB-ON SB-LINK 2--3: Enable KB-ON CIRRX 1--2:Normal JP10 2--3:Clear CMOS Tmp2,3 JP11 FAN2,2A,4 PCIx DIMM0~3 P.
Page 9
Location ScreenPrinting Description P.Slot2 Primary processor Slot 2 S.Slot2 Secondary processor Slot 2 J5--J8 DIMM0--3 168-pin DIMM Sockets A.G.P. connector J12--J16 PCI1--5 PCI expansion slots ISA expansion slots CHA LVD/SE Wide SCSI connector for LVD or leagcy devices (68-pin) CHB LVD/SE Wide SCSI connector for LVD or leagcy devices (68-pin) CHB LVD/SE...
Page 10
KB ON Jumper for Keyboard-Power-On enable/disable ATPWR 3.3V PWR Connect CLRTC Jumper for clearing CMOS SCSI Jumper for SCSI enable/disable Jumper for processor frequency selection Jumper for PCI devices compatibility JP10 JP10 Power on function for BIOS or hardware control select. JP11 JP11 Chassis Intrusion...
0.4 Back Panel Connectors The following figure shows the location of the back panel I/O connectors, which include: PS/2-style keyboard and mouse connectors Two USB connectors Two serial port connectors One parallel port connector Parallel Mouse USB1 Keyboard Serial 1 Serial 2 USB0...
0.5 Form Factor The motherboard is designed to fit into an ATX form-factor chassis. The I/O connector locations and the mounting hole locations are in compliance with the ATX specification. Please see detail in the following figure. Datum (0, 0) 6.250 R E A R I / O W I N D O W I N C H A S S I S 0.156 inch...
Chapter 1 Quick Installation Several easy installation steps will be described in this chapter to help the experienced users with quick installation. If you are a beginner or need to know more about this product, refer to the Chapter 2. Step 1.
Page 14
Step 7. Connect the Speaker The 4-pin speaker header is located on pins 17--20 (marked as SPKR) of the front panel connector. Connect the speaker to this header. Signal of SPKR header Pin 17 Pin 18 Ground Pin 19 Pin 20 BUZZ Step 8.
Page 15
Step 12. Connect the Power ON button All the ATX computer chassis provide a power on button. Connect the button to the header marked as “PWR ON”. Step 13. Install the Power Supply cord This motherboard provides two 20-pin ATX power connectors. This works conjunction with the Power On button to provide remote On/Off function.
If possible, ground yourself by touching a metal table or your computer frame. Keep the board in its conductive wrapping until it is configured and ready to be installed in your system. 2.2 Unpack the DGL200 You should find the following components when opening the box: One motherboard ®...
2.3 Installation procedures 2.3.1 Processors (P.Slot 2, S.Slot 2, FAN1/FAN1A and FAN2/FAN2A and FAN3) The motherboard supports single or dual Pentium ® II Xeon processor. If you are installing two processors, the following values must be identical for both processors: L2 cache size and type (ECC or non-ECC) Operating voltages Bus and core frequencies...
Page 18
2.3.2 Processor frequency Selection (JP3) JP3 is a 2x6-pin jumper block with Easy-jumper cap on it for you to select the processor’s working speed easily. Processor ® For Pentium II 400 MHz ® For Pentium II 450 MHz ® For Pentium II 500 MHz Note: This jumper is able to provide more powerful functions, which are reserved for technician’s special testing purpose only.
Page 19
2.3.4 Accelerated Graphics Port (AGP) The Accelerated Graphics Port (A.G.P.) is a high-performance interconnect, especially for graphic- intensive 3D applications. A.G.P. is independent of the PCI bus and is intended for exclusive use with graphical display devices. The A.G.P. supports AC timing for 133 MHz data transfer rates, allowing data throughput of 533 MB/sec.
Page 20
2.3.9 Universal Serial Bus (USB) The USB is suitable for mid-to-low speed devices like mouse, keyboard, joystick...etc. In the past, all these devices were using different connectors, and it is difficult for end users to install the system. With USB technology, users only need to plug all their USB peripherals on the connector in chain and ready to go.
Page 21
2.3.12 Fan header (FAN5) The system airflow is critical for system’s reliability. Airflow is determined by the size and number of fans and vents along with the placement in relation to the components and the airflow channels within the system. The motherboard supports one extra system fan header: FAN5.
Page 22
2.3.14.3 RESET header (RST) The 2-pin reset header is located on pins 9--10 (marked as RST) of the front panel connector. It can be connected to a momentary type switch that is normally open. When the switch is close, the system will reset. Signal of RST header Pin 9 -------- Ground Pin 10 -------- RESET...
Page 23
This header adopts Intel’s PC/PCI technology to deliver Sound Blaster 16 compatibility to PCI Bus sound card, enabling users to play real-mode DOS games. Connect the cable provided by PCI sound card to this connector. Signal of SB-LINK header Pin 1 GNT# Pin 2 Ground...
Page 24
2.3.20 System Hardware Monitor The system hardware monitor supports following features: Integrated temperature sensor to monitor system temperature Voltage sense monitoring to detect voltage level (Vcorea,Vcoreb,+12 V, -12 V, +5 V, -5 V, +3.3 V,VBAT,5VSB) Fan speed sensors for up to three fans With a proprietary application, the system hardware monitor logic will check the voltage, temperature and fan speed all the time.
Page 25
Wide connector as well as one 50-pin Narrow connector, and the LVD/SE channel has a high- density 68-pin Wide connector only. Note that a leagcy SCSI device can be attached to the LVD/SE channel. In this case, the motherboard will switch to the Single-Ended (SE) mode instead of the LVD mode on LVD/SE channel and the throughput of the LVD/SE channel will drop to 40 MB per second only.
Page 26
The following figure shows the correct SCSI bus topology. External Kit Int. Narrow Int. Wide Device Device Int. Wide Int. Narrow Device Device Terminator Ext. Device Ext. Device 8 bit cable 16 bit cable Narrow Wide Connector Connector...
3.1.1 Upgrade BIOS The BIOS can be upgraded from a diskette with the Award Flash utility -- AWDFLASH.EXE. The BIOS image file and the update utility are available from Iwill’s WEB site: www.iwill.com.tw. 3.1.2 Recovering BIOS Data Some types of failure can destroy the BIOS. For example, the data can be lost if a power outage occurs while the BIOS being updated in flash memory.
Page 28
3.1.4 Using BIOS setup program The following table shows the function keys available for menu screens. <Up> Move to the previous field <Down> Move to the next field <Left> Move to the field in the left hand <Right> Move to the field in the right hand <Esc>...
Specifies Plug and Play and PCI features INTEGRATED PERIPHERALS Specifies on-board controller features LOAD SETUP DEFAULTS Load the manufacturer default setting into CMOS IWILL SMART SETTING Specifies special features SUPERVISOR / USER PASSWORD Specifies passwords IDE HDD AUTO DETECTION Auto-detect the parameters of IDE disks SAVE &...
3.3 STANDARD CMOS SETUP This setup page is used for allocating resources for hardware components. 3.3.1 Date This field specifies the current date. The date format is <day>, <month>, <date>, and <year>. 3.3.2 Time This field specifies the current time. The time format is <hour>, <minute>, and <second>. The time is calculated based on the 24-hour military-time clock.
Page 31
3.3.3.5 MODE This field specifies the IDE translation mode. Options Description NORMAL Specifies traditional CHS addressing mode LARGE Specifies extended CHS translation mode Specifies LBA translation mode AUTO BIOS specifies translation method automatically 3.3.4 Drive A / Drive B This field specifies the traditional type of the floppy drives. Options Description None...
3.3.7 Halt On This field specifies the failure event, which should halt the system if occurred. Options Description All Errors When the BIOS detects a non-fatal error, the system will stop and you will be prompted No Errors The system will not stop for any error that may be detected All, But Keyboard The system will stop for any errors except keyboard error All, But Diskette...
Page 33
3.4.2 CPU Internal Cache This field configures the CPU internal cache (L1 cache). Options Enabled (*) Disabled 3.4.3 External Cache This field configures the system external cache (L2 cache). Options Enabled (*) Disabled 3.4.4 CPU L2 Cache ECC Checking This field specifies whether the CPU L2 cache supports ECC or not. Options Enabled (*) Disabled...
Page 34
E,A,SCSI Master IDE disk drive on secondary channel, floppy drive, SCSI disk drive F,A,SCSI Slave IDE disk drive on secondary channel, floppy drive, SCSI disk drive SCSI,A,C SCSI disk drive, floppy drive, ATAPI CD-ROM drive SCSI,C,A SCSI disk drive, master IDE disk drive on primary channel, floppy drive C only Master IDE disk drive on primary channel only...
Page 35
3.4.13 Gate A20 Option This field configures how the gate A20 is handled. The gate A20 is a device used to address memory above 1 Mbytes. Initially, the gate A20 was handled via a pin on the keyboard. Today, while keyboards still provide this support, it is more common, and much faster, for the system chipset to provide support for gate A20.
Page 36
3.4.19 PCI / VGA Palette Snoop This field controls the ability of a primary PCI graphics controller to share a common palette with an ISA/VESA video or MPEG card Options Description Enabled PCI VGA co-works with ISA MPEG card Disabled (*) All cases except above 3.4.20 MPS Version Control For OS This field specifies which version of MPS this motherboard will use.
3.5 CHIPSET FEATURES SETUP This setup page is used to specify advanced features available through the chipset. The default settings have been chosen carefully for the most operating conditions. DO NOT change the value of any field in this setup page without full understanding. 3.5.1 SDRAM RAS-to-CAS Delay This field specifies the length of the delay inserted between the RAS and CAS signals of the DRAM system memory access cycle if SDRAM is installed.
Page 38
3.5.8 Video RAM Cacheable When enabled, access to the video memory located at A0000H to BFFFFH will be cached. Options Enabled / Disabled (*) 3.5.9 8 Bit I/O Recovery Time This field specifies the number of clocks, which the system will delay after the completion of an 8 bit input/output request.
3.5.15 Set SDRAM Timing By SPD When Enabled, the system BIOS will reference data of DIMM module EEPROM. Options Enabled (*) Disabled 3.6 POWER MANEGEMENT SETUP This setup page specifies power management features. There are several modes used to save computer’s energy: Doze Mode The CPU clock will run at slower speed, and all other devices still operate at full speed...
Page 40
3.6.3 PM Control by APM When enabled, an Advanced Power Management (APM) protocol will be activated to handle the power saving mode. Options Yes (*) 3.6.4 Video off Method This field specifies the method that video subsystem used for power saving. Options Description V/H SYNC+Blank (*)
Page 41
3.6.9 HDD Power Down This field specifies the timer value for HDD power down. It is available only when the Power Management field set to User Define. Options 1 Min / 2 Min / 3 Min / 4 Min / 5 Min / 6 Min 7 Min / 8 Min / 9 Min / 10 Min / 11 Min / 12 Min 13 Min / 14 Min / 15 Min / Disable(*) 3.6.10 HDD Down When Suspend...
Page 42
3.6.15 Wake Up On LAN When Enabled, your can set the LAN awakens the system. Options Enabled(*) Disabled 3.6.16 Resume by Alarm When Enabled, your can set the date and time at which the RTC (real-time clock) alarm awakens the system from Suspend mode. Options Description Disabled(*)
3.7 PNP/ PCI CONFIGURATION This setup page specifies Plug and Play and PCI features 3.7.1 PNP OS Installed The field specifies whether a Plug and Play operating system is installed. Options Yes / No (*) 3.7.2 Resources Controlled By The BIOS has the capability to assign the system resource to all of the boot and Plug and Play devices.
3.7.6 Assign IRQ For USB When disabled, the BIOS will not assign IRQ channel to USB controller. Options Enabled (*) / Disabled 3.8 INTEGRATED PERIPHERALS 3.8.1 IDE HDD Block Mode When enabled, the IDE controller will use the faster block mode to access devices. Options Enabled (*) / Disabled 3.8.2 IDE Primary Master / Slave PIO...
Page 45
3.8.5 USB Keyboard Support This field enables or disables the USB keyboard supported. Options Enabled / Disabled (*) 3.8.6 KBC clock source Set the frequency for the keyboard controller input clock. Options 8 MHz (*)/ 12 MHz / 16MHz. 3.8.7 Onboard FDC Controller This field enables or disables the onboard floppy controller.
Page 46
3.8.10.1 ECP Mode Use DMA When the Parallel Port Mode field is configured as ECP, ECP+EPP mode, it need a DMA channel for data transfer. This field specifies the DMA channel for ECP parallel port use. Options Description Use DMA channel 1 3 (*) Use DMA channel 3 3.8.10.2 EPP Mode Select...
System is on after power lost System is off after power lost 3.9 LOAD SETUP DEFAULTS This setup page is used for loading the manufacturer default values. 3.10 IWILL SMART SETTING 3.10.1 CPU Warning Temperature This field specifies over-heat warning when CPU temperature over-heat. Options...
3.10.5 BIOS-ROM Flash Protect When Non-Flash, BIOS will not be upgraded. Options Non-Flash(*) Flashable 3.11 SUPERVISOR / USER PASSWORD SETTING These setup pages are used for password setting. Note that the User Password can enter BIOS setup program, but has no rights to change the value of any fields. When a password has been enabled and the Security Option field is set as Setup, you will be prompted to enter the password every time you try to enter BIOS Setup program.
Chapter 4 SCSI BIOS Setup 4.1 Introduction The motherboard has an configuration utility, SCSISelect, which allows you to change SCSI controller settings. SCSISelect also includes SCSI utilities that let you list the SCSI IDs of devices, format SCSI disk drives, and check them for defects. 4.1.1 Enter SCSISelect utility To enter the SCSISelect utility, boot the computer and press <Ctrl><A>...
Page 50
4.2.2 SCSI Parity Checking SCSI parity checking is a procedure used by the channel to verify the accuracy of data transfer on the SCSI bus. By default, parity checking is enabled on all channels. Disable parity checking for a channel if any SCSI device on the channel does not support SCSI parity. Options Enabled (*) / Disabled 4.2.3 Host Adapter SCSI Termination...
Page 51
4.2.5.3 Enable Disconnection This field specifies whether the channel allows a SCSI device to disconnect from the SCSI bus. Enabling disconnection allows the channel to perform other operations on the SCSI bus while the SCSI device is temporarily disconnected. Options yes (*) / no 4.2.5.4 Send Start Unit Command This field specifies whether the channel sends the Start Unit command to the SCSI device.
Page 52
4.2.6.2 Reset SCSI Bus at IC Initialization If the SCSI BIOS is enabled, it always resets the SCSI bus when you reboot the computer and then scans for SCSI devices. This field specifies whether the BIOS waits 2 seconds after resetting the bus before scanning the bus for SCSI devices. At the default setting, enabled, the BIOS waits 2 seconds.
If the devices on the SCSI bus are controlled by device drivers (and therefore do not need a BIOS), you can disable the SCSI BIOS to free memory and shorten the boot time. Options Enabled (*) / Disabled 4.2.6.7 Support Removable Disks Under BIOS as Fixed Disks This field specifies which removable-media drives are supported by the SCSI BIOS.
Need help?
Do you have a question about the DGL200 and is the answer not in the manual?
Questions and answers