Table of Contents
Advertisement
Installation and Configuration
The S1D13A04 has seven configuration inputs (CONF[6:0]) which are read on the rising
edge of RESET#. All S1D13A04 configuration inputs are fully configurable using an eight
position DIP switch as described below.
Switch
S1D13A04
(SW1)
Signal
SW1-5,
CNF4,
SW1-[3:1]
CNF[2:0]
SW1-4
CNF3
SW1-6
CNF5
SW1-7
CNF6
SW1-8
-
= Required settings when used with PCI Bridge FPGA
8
All manuals and user guides at all-guides.com
Table 3-1: Configuration DIP Switch Settings
Value on this pin at rising edge of RESET# is used to configure:
Closed (On/1)
Select host bus interface as follows:
CNF4 CNF2
CNF1
1
0
0
0
0
0
1
0
0
0
0
0
1
0
1
0
0
1
1
0
1
0
0
1
1
1
0
0
1
0
1
1
0
0
1
0
1
1
1
0
1
1
X
1
1
Configure GPIO pins as inputs at power-on
WAIT# is active high
CLKI to BCLK Divide ratio 2:1
Disable PCI bridge for non-PCI host
Seiko Epson Corporation
CNF0
Host Bus Interface
0
SH-4/SH-3 interface, Big Endian
0
SH-4/SH-3 interface, Little Endian
1
MC68K #1, Big Endian
1
Reserved
0
MC68K #2, Big Endian
0
Reserved
1
Generic #1, Big Endian
1
Generic #1, Little Endian
0
Reserved
0
Generic #2, Little Endian
1
RedCap 2, Big Endian
1
Reserved
0
DragonBall, Big Endian
0
Reserved
1
Reserved
Configure GPIO[7:6] and GPIO[4:0] as outputs
and GPIO5 as an input at power-on (for use
when USB is selected)
WAIT# is active low
CLKI to BCLK divide ratio 1:1
Enable PCI bridge for PCI host
Open (Off/0)
S5U13A04B00C Rev 1.0 Evaluation Board
Rev. 3.1
Advertisement
Table of Contents
