Epson S5U13A04B00C User Manual
  1. Manuals
  2. Brands
  3. Epson Manuals
  4. Motherboard
  5. S5U13A04B00C
  6. User manual
Epson S5U13A04B00C User Manual

Epson S5U13A04B00C User Manual

S1d13a04 lcd/usb companion chip
Hide thumbs Also See for S5U13A04B00C:
Table of Contents

Advertisement

Quick Links

Download this manual
S1D13A04 LCD/USB Companion Chip
S5U13A04B00C Rev. 1.0
Evaluation Board User Manual
Document Number: X37A-G-004-03.1
Rev. 3.1

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the S5U13A04B00C and is the answer not in the manual?

Questions and answers

Related Manuals for Epson S5U13A04B00C

Summary of Contents for Epson S5U13A04B00C

  • Page 1 S1D13A04 LCD/USB Companion Chip S5U13A04B00C Rev. 1.0 Evaluation Board User Manual Document Number: X37A-G-004-03.1 Rev. 3.1...
  • Page 2 This evaluation board/kit or development tool is intended for use by an electronics engineer and is not a consumer product. The user should use it properly and in a safe manner. Seiko Epson does not assume any responsibility or liability of any kind of damage and/or fire caused by the use of it.

  • Page 3: Table Of Contents

    12 Sales and Technical Support ......32 Seiko Epson Corporation S5U13A04B00C Rev 1.0 Evaluation Board Rev. 3.1...
  • Page 4 Seiko Epson Corporation S5U13A04B00C Rev 1.0 Evaluation Board Rev. 3.1...

  • Page 5: Introduction

    Introduction 1 Introduction This manual describes the setup and operation of the S5U13A04B00C Rev. 1.0 Evaluation Board. The board is designed as an evaluation platform for the S1D13A04 LCD/USB Companion Chip. This document is updated as appropriate. Please check for the latest revision of this document before beginning any development.

  • Page 6: Features

    Features 2 Features Following are some features of the S5U13A04B00C Rev. 1.0 Evaluation Board: • 121-pin PFBGA S1D13A04 Embedded Memory LCD Controller with 160K bytes of embedded SRAM. • PCI bus operation through onboard PCI bridge. • CPU/Bus interface header strips for non-PCI bus operation.

  • Page 7: Installation And Configuration

    3 Installation and Configuration The S5U13A04B00C is designed to support as many platforms as possible. The S5U13A04B00C incorporates a DIP switch and five jumpers which allow both the evalu- ation board and the S1D13A04 LCD controller to be configured for a specified evaluation platform.
  • Page 8 CLKI to BCLK Divide ratio 2:1 CLKI to BCLK divide ratio 1:1 SW1-8 Disable PCI bridge for non-PCI host Enable PCI bridge for PCI host = Required settings when used with PCI Bridge FPGA Seiko Epson Corporation S5U13A04B00C Rev 1.0 Evaluation Board Rev. 3.1...

  • Page 9: Configuration Jumpers

    Installation and Configuration 3.2 Configuration Jumpers The S5U13A04B00C has five jumper blocks which configure various setting on the board. The jumper positions for each function are shown below. Table 3-2: Jumper Summary Jumper Function Position 1-2 Position 2-3 No Jumper...
  • Page 10 Position 1-2 sets the voltage level to 5.0V (default setting). Position 2-3 sets the voltage level to 3.3V. Note When configured for Sharp HR-TFT or Epson D-TFD panels, JP3 and JP5 must be set to position 2-3. +3.3 LCDVCC +5 LCDVCC...
  • Page 11 Position 1-2 GPIO0 used to control the LCD bias power supplies for STN panels. Position 2-3 GPIO0 used as the PS signal when the S1D13A04 is configured for HR-TFT panel type. HR-TFT PS GPIO0 signal Figure 3-6: Configuration Jumper (JP5) Location Seiko Epson Corporation S5U13A04B00C Rev 1.0 Evaluation Board Rev. 3.1...

  • Page 12: Cpu Interface

    If the target MC68K bus is 32-bit, then these signals should be connected to D[31:16]. These pins are not used in their corresponding host interface mode. Systems are responsible for externally connecting them to Host Interface IO V Seiko Epson Corporation S5U13A04B00C Rev 1.0 Evaluation Board Rev. 3.1...

  • Page 13: Cpu Bus Connector Pin Mapping

    Connected to WE0# of the S1D13A04 Connected to WAIT# of the S1D13A04 Connected to CS# of the S1D13A04 Connected to MR# of the S1D13A04 Connected to WE1# of the S1D13A04 Connected to +3.3V Seiko Epson Corporation S5U13A04B00C Rev 1.0 Evaluation Board Rev. 3.1...
  • Page 14 +5 volt supply Connected to RD/WR# of the S1D13A04 Connected to BS# of the S1D13A04 Connected to BUSCLK of the S1D13A04 Connected to RD# of the S1D13A04 Not connected Not connected Seiko Epson Corporation S5U13A04B00C Rev 1.0 Evaluation Board Rev. 3.1...

  • Page 15: Lcd Interface Pin Mapping

    H1 setting JP4 to 2-3. When the ’Direct’ HR-TFT interface is selected, DRDY becomes a general purpose output (GPO) controllable using the ’Direct’ HR-TFT LCD Interface GPO Control bit Seiko Epson Corporation S5U13A04B00C Rev 1.0 Evaluation Board Rev. 3.1...
  • Page 16 LCD Interface Pin Mapping (REG[14h] bit 0). This GPO can be used to control the HR-TFT MOD signal if required. For further information, see the S1D13A04 Hardware Functional Specification, document number X37A-A-001-xx. Seiko Epson Corporation S5U13A04B00C Rev 1.0 Evaluation Board Rev. 3.1...
  • Page 17 GPIOs. If USB support is enabled (REG[4000h] bit 7 = 1), GPIO[7:4] are used by the USB interface. GPIO[3:0] remain available for ’Direct’ HR-TFT interface support or as GPIOs. Seiko Epson Corporation S5U13A04B00C Rev 1.0 Evaluation Board Rev. 3.1...

  • Page 18: Technical Description

    PCI Bridge FPGA to support the PCI bus. 6.2 Direct Host Bus Interface Support The S5U13A04B00C is specifically designed to work using the PCI Bridge FPGA in a standard PCI bus environment. However, the S1D13A04 directly supports many other host bus interfaces.

  • Page 19: Adjustable Lcd Panel Positive Power Supply

    +23V and +40V (I =45mA). Such a power supply (VDDH) has been provided on the S5U13A04B00C board. VDDH can be adjusted using R22 to provide an output voltage from +23V to +40V, and is enabled/disabled using the S1D13A04 general purpose signal, GPIO0 (active high).

  • Page 20: Extended Lcd Connector

    The S1D13A04 USB controller provides a Revision 1.1 compliant USB client. The S1D13A04 acts as a USB device and connects to an upstream hub or USB host through connector J1 on the S5U13A04B00C evaluation board. Clamping diodes have been added to protect the USB bus from ESD and shorting.

  • Page 21: Clock Synthesizer And Clock Options

    Clock Synthesizer and Clock Options 7 Clock Synthesizer and Clock Options For maximum flexibility, the S5U13A04B00C implements a Cypress ICD2061A Clock Synthesizer. MCLKOUT from the clock synthesizer is connected to CLKI2 of the S1D13A04 and VCLKOUT from the clock synthesizer is connected to CLKI of the S1D13A04.

  • Page 22: Parts List

    100K, 5% 1206 Resistor 470 Ohm, 5% 1206 Resistor 200K Pot 200K Trim Pot Bourns 3386W-1-204 R24,R25 20 Ohm, 1% 1206 Resistor R26,R29 301K, 1% 1206 Resistor 1.5K, 1% 1206 Resistor Seiko Epson Corporation S5U13A04B00C Rev 1.0 Evaluation Board Rev. 3.1...
  • Page 23 Jumper Shunts PCI bracket with slot for USB PCI Bracket Hansen Industries Type B connector Use to Assemble PCI bracket Screw Screw, pan head, #4-40 x 1/4" onto PCB board Seiko Epson Corporation S5U13A04B00C Rev 1.0 Evaluation Board Rev. 3.1...

  • Page 24: Schematics

    Schematics 9 Schematics Figure 9-1: S1D13A04B00C Schematics (1 of 6) Seiko Epson Corporation S5U13A04B00C Rev 1.0 Evaluation Board Rev. 3.1...
  • Page 25 Schematics Figure 9-2: S1D13A04B00C Schematics (2 of 6) Seiko Epson Corporation S5U13A04B00C Rev 1.0 Evaluation Board Rev. 3.1...
  • Page 26 Schematics Figure 9-3: S1D13A04B00C Schematics (3 of 6) Seiko Epson Corporation S5U13A04B00C Rev 1.0 Evaluation Board Rev. 3.1...
  • Page 27 Schematics Figure 9-4: S1D13A04B00C Schematics (4 of 6) Seiko Epson Corporation S5U13A04B00C Rev 1.0 Evaluation Board Rev. 3.1...
  • Page 28 Schematics Figure 9-5: S1D13A04B00C Schematics (5 of 6) Seiko Epson Corporation S5U13A04B00C Rev 1.0 Evaluation Board Rev. 3.1...
  • Page 29 Schematics Figure 9-6: S1D13A04B00C Schematics (6 of 6) Seiko Epson Corporation S5U13A04B00C Rev 1.0 Evaluation Board Rev. 3.1...

  • Page 30: Board Layout

    Board Layout 10 Board Layout Figure 10-1: S5U13A04B00C Board Layout Seiko Epson Corporation S5U13A04B00C Rev 1.0 Evaluation Board Rev. 3.1...

  • Page 31: Change Record

    Change Record 11 Change Record X37A-G-004-01 Revision 3.1 - Issued: March 28, 2018 • updated Sales and Technical Support Section • updated some formatting Seiko Epson Corporation S5U13A04B00C Rev 1.0 Evaluation Board Rev. 3.1...

  • Page 32: Sales And Technical Support

    Sales and Technical Support 12 Sales and Technical Support For more information on Epson Display Controllers, visit the Epson Global website. https://global.epson.com/products_and_drivers/semicon/products/display_controllers/ For Sales and Technical Support, contact the Epson representative for your region. https://global.epson.com/products_and_drivers/semicon/information/support.html Seiko Epson Corporation S5U13A04B00C Rev 1.0 Evaluation Board...

Table of Contents