Supermicro X11SPi-TF User Manual page 83

Correctable Error Threshold
Use this item to specify the threshold value for correctable memory-error logging, which
sets a limit on the maximum number of events that can be logged in the memory error
log at a given time. The default setting is 100.
Intel Run Sure (Available when this feature is supported by the CPU)
Select Enable to support Intel® Run Sure Technology to further enhance critical data
protection and to increase system uptime and resiliency. The options are Enable and
Disable.
SDDC Plus One (Available when this feature is supported by the CPU & the item:
Intel Run Sure is set to Disable)
SDDC (Single Device Data Correction) checks and corrects single-bit or multiple-bit
(4-bit max.) memory faults that affect an entire single x4 DRAM device. SDDC Plus
One is the enhanced feature to SDDC. SDDC+1 will spare the faulty DRAM device
out after an SDDC event has occurred. After the event, the SDDC+1 ECC mode is
enabled to protect agains any additional memory failure caused by a 'single-bit' error
in the same meory rank. The options are Disable and Enable*. (The option "Enable"
can be set as default when it is supported by the motherboard).
Patrol Scrub
Patrol Scrubbing is a process that allows the CPU to correct correctable memory errors
detected on a memory module and send the correction to the requestor (the original
source). When this item is set to Enable, the IO hub will read and write back one cache
line every 16K cycles if there is no delay caused by internal processing. By using this
method, roughly 64 GB of memory behind the IO hub will be scrubbed every day. The
options are Disable and Enable.
Patrol Scrub Interval
This feature allows you to decide how many hours the system should wait before the
next complete patrol scrub is performed. Use the keyboard to enter a value from 0-24.
The default setting is 24.
IIO Configuration

EV DFX Features
When this feature is set to Enable, the EV_DFX Lock Bits that are located on a proces-
sor will always remain clear during electric tuning. The options are Disable and Enable.
83
Chapter 4: BIOS