General Description; Features - Texas Instruments DS90Ux941AS-Q1EVM User Manual

Evaluation module
Table of Contents

Advertisement

www.ti.com
1

General Description

The DS90Ux941AS-Q1EVM (Evaluation Module) converts DSI to FPD-Link III. This kit will demonstrate
the functionality and operation of the DS90Ux941AS-Q1. The DS90Ux941AS-Q1 is a DSI to FPD-Link III
Serializer which, in conjunction with the DS90Ux940-Q1/DS90Ux948-Q1 Deserializers, takes the data
from a DSI serial stream and translates it into either single- or dual-lane FPD-Link III interface. The
DS90Ux941AS-Q1 serializes a MIPI DSI input supporting video resolutions up to 2K, WUXGA and
1080p60 with 24-bit color depth.
The FPD-Link III interface supports video and audio data transmission and full duplex control, including
I2C communication, over the same differential link. Consolidation of video data and control over two
differential pairs reduces the interconnect size and weight and simplifies system design. EMI is minimized
by the use of low voltage differential signaling, data scrambling, and randomization.
The demo board is not intended for EMI testing. The demo board was designed for easy accessibility to
device pins with tap points for monitoring or applying signals, additional pads for termination, and multiple
connector options.
2

Features

Qualified for Automotive Applications
AEC-Q100 Qualified for Automotive Applications With the Following Results:
– Device Temperature Grade 2: −40℃ to +105℃ Ambient Operating Temperature
– Device HBM ESD Classification Level 3A
– Device CDM ESD Classification Level C5
Supports Pixel Clock Frequency up to 210 MHz for 2K (2880x1080), WUXGA (1920x1200), or
1080p60 (1920x1080) Resolutions with 24-Bit Color Depth
MIPI D-PHY / Display Serial Interface (DSI) Receiver Provides a High-Bandwidth Interface to Video
Processor or FPGA
– DSI Input Port with Up to 4 Data Lanes
– Up to 1.5 Gbps Per Lane
– ECC and CRC Generation
– Virtual Channel Capability
Single and Dual FPD-Link III Outputs
– Single Link: Up to 105-MHz Pixel Clock
– Dual Link: Up to 210-MHz Pixel Clock
SNLU241A – December 2018 – Revised April 2019
Submit Documentation Feedback
Copyright © 2018–2019, Texas Instruments Incorporated
General Description
DS90Ux941AS-Q1EVM User's Guide
3

Advertisement

Table of Contents
loading

Table of Contents