Download Print this page

Hitachi MB-6890 Service Manual page 47

Hide thumbs Also See for MB-6890:

Advertisement

Table
MK
GC.
Mo
I _i
es
I I
&¥§§;?
rite
&
1
s'
Table
'
U
i
---
BM
55
I
Mode
K B N M 1 P r ? h ' b i
0
U
UE
0
en
e
1
1
pro
3.
C-REG-SEL
in
table
shown
As
(IC64-IC68).
Decoder
6-3-2
Address
Decoder
circuit
Address
decoder
which
is
area
Decoder-
Address
(1)
ROM
Allocated
address
Address
ROM
ROM,
(Chip
Select
20
pin
decoder
the
In
bit
3
AB15,
AB14,
of
Output
YO-Y3
address
$2,000
is
H
level,
dsssds
in
Table
6-5
(below),
from
expansion
system
20
of
number
IC5,
of
I/Q
addregg
Sygtem
I/0
(2)
address
System
(SFFOO-SFFEF)
I/O
register
circuit
is
shown
shown
As
dsssdsr
bit
13
addregg
$8
putted
as
a
Further,
this
in
and
ICII
ICl3,
pond
each
to
system
All manuals and user guides at all-guides.com
s-3
c-neo-sen.
Register
RV
Mode
g Characteq
t Uanormali
0
1
Graphic
1
function
&4
Register
H
i
|
1
Sl.
Mode
I
i
KBIRQProhi
o
0
Mode
g
Op
U
2)
it
information
6-3.
Read/Write
Circuit
divided
3
is
to
follows:
as
IC2-ICS
is
shown
of
Decoder
circuit
supply
Fig
6-3
Pin).
circuit
shown
figure
at
the
of
address
AB13
level
signal
ICII,
L
from
address
$8,000.
outputted
signals
are
of
to
20
pin
and
connector
d e C O d e r
address
($ppQQ~$FFEF)
circuit.
dgggdgr,
which
is
6-4.
at
Figure
circuit
in
Figure
A315-A33
are
bus
gf
block
from
the
address
is
signal
by
decoded.
generatesthe
address
I/O
address.
4 5
function
QØigiki?-Y
ic
R
B
Meds
O
0
0
Black
Blue
everse
Q
0
1
0
I
0
Red
0
1
1
Magenta
1 i0
0
Green
1
0
1
Cyan
1
1
0
Yellow
White
1
1
1
r
n
HR
|
Function
KN
Mode
YSHIFTIA
o
o
'LED
|
I
0
1
h 9 7 J 7 ' L M O d e - L E D
registers
circuits
depending
on
table
6-5.
When
at
level
signal
L
main
circuit.
the
describes
of
ICII
6-3,
Input
bus
connected.
are
is
the
outputted
as
mask
When
ROM
signal
the
allocated
as
per
These
ROM IL
IC2-ICQ.
RAM
expansion
connector.
after
signal
is
outputted
from
internal
register
This
circuit
dsssdsrthe
internal
address.
register
ICl2
has
input
of
6-4,
Level
signal
connected,
L
address
SFFCO,
(Table
3 bit
address
lower
which
signal
dccodØ
ON
ou
RAM
to
address
each
address
each
ROM
to
has
upper
the
At
block
of
ROMKIL
address
signals
comes
At
pin
ri
getting
by
IC33
system
Main
upper
is
out-
6-6).
of
AB2-ABO
corres-

Advertisement

loading