Advertisement
S-I4
i
'c|¢¢k
D
Clear
X
X
L
H
T
H
I-
T
H
X
L
H
H D I 4 E S H 5 F ! -
Ed3e'T"ig3 'ed
(Quadruple
D-tl/535
Flops
Fiip
(SV)
_
3
4
40
40
Vcc
[is
|5'
*Z
15
as
*
5
2
3
\
16
zo
no
G.,
,Q
(cm
5-44
SNI4ES245Ni
V
(Hex
Bus
Drivers
and
Receivers
with
Three-State
Outputs)
Direction
Enable
I
Function
I
C q d ( m R )
L
H § L c ~ ' A g H t
L
A?
L
H
ut
I
I
LHigh
H
X
both
x".Accept
H
and
Encbln
(SV)
G
Vcc
az
as
ai
\= l
I9
IB
|7
¢§
i
v
v
V
I
I
-L
I
AA
|||
:Za
43|
»44
|5\
DIR
Al
A2
A3
A4
5-45
All manuals and user guides at all-guides.com
In
Q
Q
X...Acceptable
i
H
1-
+...Rising
|
L
H
Qo,
I-
f
Q0
Qu
5-Ala
Clear)
with
HD74LS1Z§P
output
(gg
"
the
sq
3
9
O
"
~
.
1
6
25
sno
zo
5-45
output).
By
I
(DIR)
B+A.
»BO¥1§
communication
EP
state
Imped
nce
L
B4
as
as
as
37
|5
M
I3
IZ
H
i
v
V
Y
I
I
W i I
Q61
P01
|71
L81
i9\
A5
A6
A7
A6
GND
HD74LS174P,
Q output
both
H
and
edge.
Qo...Previous
status
consists
of
lines
a
and
this
chip
Q
pin.
The
I/O
same
HD74LSl74P.
as
Consistsof
Bi-directional
(Ei
enable
input
Low
signal
transfer
direction
When
enable
input
between
A
High
Impedance.
l
does
not
exist.
L.
_
§.
of
Q,
Flip
Flop.
Difference
is
the
existence
of
relation
and
time
chart
bus
buffer
(8
and
setting
direction
A+B
is
switched
(Ødis
high,
signal
no
and
is
B
done
and
keepsthree
betweer
reverse
is
input/
control
to
Advertisement
