Sony MCC-3000MT Service Manual page 179

3d hd video camera
Hide thumbs Also See for MCC-3000MT:
Table of Contents

Advertisement

TR-150
TR-150 (1/2)_L
Blue
Red
CN100
CN101
B_D0[1]
1
DO0[1]
1
DO0[1]
B_D1[1]
2
DO1[1]
2
DO1[1]
B_D0[3]
3
DO0[3]
3
DO0[3]
B_D1[3]
4
DO1[3]
4
DO1[3]
B_D0[0]
5
DO0[0]
5
DO0[0]
B_D1[0]
6
DO1[0]
6
DO1[0]
B_D1[2]
7
DO1[2]
7
DO1[2]
B_D0[2]
8
DO0[2]
8
DO0[2]
B_D0[5]
9
DO0[5]
9
DO0[5]
B_D1[5]
10
DO1[5]
10
DO1[5]
B_D1[4]
11
DO1[4]
11
DO1[4]
B_D0[4]
12
DO0[4]
12
DO0[4]
B_DCK_P
13
DCK_P
13
DCK_P
B_STRB_P
14
STRB_P
14
STRB_P
B_D1[8]
15
DO1[8]
15
DO1[8]
B_D0[8]
16
DO0[8]
16
DO0[8]
B_D1[6]
17
DO1[6]
17
DO1[6]
B_D0[6]
18
DO0[6]
18
DO0[6]
B_D1[10]
19
DO1[10]
19
DO1[10]
B_D0[10]
20
DO0[10]
20
DO0[10]
B_D0[11]
21
DO0[11]
21
DO0[11]
B_D1[11]
22
DO1[11]
22
DO1[11]
B_D1[9]
23
DO1[9]
23
DO1[9]
B_D0[9]
24
DO0[9]
24
DO0[9]
B_D0[7]
25
DO0[7]
25
DO0[7]
B_D1[7]
26
DO1[7]
26
DO1[7]
B_MCK
CL102
27
MCK[X]
0.6
27
MCK[X]
B_SCK
28
SCK
28
SCK
B_SDI
29
SDI
29
SDI
B_TOUT
30
TOUT
30
TOUT
B_XCE
31
XCE
31
XCE
B_XCLR
32
XCLR
32
XCLR
B_TEVODIN
33
TEVODIN
33
TEVODIN
B_XVS
34
XVS
34
XVS
B_XHS
35
XHS
35
XHS
CL100
36
REG_+4.6V
+4.6V MAX30mA
NON USE
36
LENGTH_SEL0
0.6
37
JTAG_TCK
37
LENGTH_SEL1
38
JTAG_TMS
38
CN_DETECT
39
JTAG_TDI
39
READY
40
JTAG_TDO
40
27MCLK
52
51
50
49
48
47
46
45
44
43
42
41
52
51
50
49
48
47
46
45
44
43
GND
JTAG
+2.5V
CN103
1
VCC
R106
2
TDI
0
R107
3
TDO
0
R108
4
TMS
0
R109
5
TCK
0
6
GND
+2.5V
+3.3V
+1.8V
8
7
GND
R111
R114
330
4.7k
R112
R113
4.7k
4.7k
IC100
XCF08P-FSG48C-(TR143)V100
+3.3V
+1.8V
C100
C101
C102
C103
0.1uF
0.1uF
0.1uF
0.1uF
+2.5V
GND
C104
0.1uF
R119
1k
GND
20
39
D7[A6]
CE[B4]
21
23
D6[A5]
OE/RESET[A3]
38
40
D5[B5]
CLK[B3]
37
3
D4[C5]
BUSY[C1]
36
4
D3[D5]
CF[D1]
35
11
D2[E5]
EN_EXT_SEL[H4]
12
31
D1[H5]
REV_SEL0[G3]
13
32
D0[H6]
REV_SEL1[G4]
7
TDI[G1]
27
28
CEO[D2]
TMS[E2]
26
10
CLKOUT[C2]
TCK[H3]
16
TDO[E6]
43
DNC6[E3]
44
22
DNC7[F3]
DNC1[A4]
R110
1k
45
29
DNC8[F4]
DNC2[F2]
46
30
DNC9[E4]
DNC3[G2]
47
41
GND
DNC10[D4]
DNC4[C3]
48
42
DNC11[C4]
DNC5[D3]
CL101
0.6
GND
TR-150_1
MCC-3000MT
Green
CN102
R_D0[1]
G_D0[1]
1
DO0[1]
R_D1[1]
G_D1[1]
2
DO1[1]
R_D0[3]
G_D0[3]
3
DO0[3]
R_D1[3]
G_D1[3]
4
DO1[3]
R_D0[0]
G_D0[0]
5
DO0[0]
R_D1[0]
G_D1[0]
6
DO1[0]
R_D1[2]
G_D1[2]
7
DO1[2]
R_D0[2]
G_D0[2]
8
DO0[2]
R_D0[5]
G_D0[5]
9
DO0[5]
R_D1[5]
G_D1[5]
10
DO1[5]
R_D1[4]
G_D1[4]
11
DO1[4]
R_D0[4]
G_D0[4]
12
DO0[4]
R_DCK_P
G_DCK_P
13
DCK_P
R_STRB_P
G_STRB_P
14
STRB_P
R_D1[8]
G_D1[8]
15
DO1[8]
R_D0[8]
G_D0[8]
16
DO0[8]
R_D1[6]
G_D1[6]
17
DO1[6]
R_D0[6]
G_D0[6]
18
DO0[6]
R_D1[10]
G_D1[10]
19
DO1[10]
R_D0[10]
G_D0[10]
20
DO0[10]
R_D0[11]
G_D0[11]
21
DO0[11]
R_D1[11]
G_D1[11]
22
DO1[11]
R_D1[9]
G_D1[9]
23
DO1[9]
R_D0[9]
G_D0[9]
24
DO0[9]
R_D0[7]
G_D0[7]
25
DO0[7]
R_D1[7]
G_D1[7]
26
DO1[7]
R_MCK
CL103
0.6
27
MCK[X]
R_SCK
28
SCK
R_SDI
29
SDI
R_TOUT
30
TOUT
R_XCE
31
XCE
R_XCLR
32
XCLR
R_TEVODIN
G_TEVODIN
33
TEVODIN
R_XVS
34
XVS
R_XHS
35
XHS
TR_LENGTH_SEL0
001
36
SCL_TMP
TR_LENGTH_SEL1
001
37
SDA_TMP
CN_DETECT
001
38
VCO74M_CONT
READY
001
39
rst_tr142
27M_CLK
001
40
rst_tr143
R187
42
41
0
52
51
50
49
48
47
46
45
44
43
42
41
R124
47k
GND
GND
+1.2V
L100
10uH
C106
C108
C110
C112
C114
C116
C118
C120
C122
C124
C126
C128
C130
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
C105
C111
C119
C107
C109
C113
C115
C117
C121
C123
C125
C127
C129
C131
10uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
W19
IO_L40N_2/CCLK
U12
IO_L23N_2/DIN/D0
W5
IO_L03P_2/DOUT/BUSY
E17
TCK
D19
TMS
B2
TDI
B20
TDO
B1
PROG_B
AB3
IO_L01N_2/INIT_B
AA21
DONE
D4
IO_L40N_0/HSWAP
V12
IO_L23P_2/M0
AA12
IO15/M1
P12
IP_L21N_2/M2/GCLK1
A1
GND1
A11
GND2
A22
GND3
B7
GND4
B16
GND5
C3
GND6
C20
GND7
E10
GND8
E13
GND9
F6
GND10
IC101
(3/3)
XC3S1600E-4FGG484C
G_MCK
G_SCK
G_SDI
G_TOUT
+3.3V
G_XCE
G_XCLR
R101
R100
4.7k
G_XVS
4.7k
I2C
001
G_XHS
I2C_SCL
I2C_SDA
VCO74M_CONT
001
rst_tr142
rst_tr143
R125
47k
NM
GND
RESET
001,002
+2.5V
+1.8V
+3.3V
L101
L105
10uH
10uH
L102
10uH
C137
10uF
C138
10uF
C139
10uF
C132
B5
VCCO_0_1
B10
0.1uF
VCCO_0_2
C133
B14
VCCO_0_3
B18
0.1uF
VCCO_0_4
E8
C134
VCCO_0_5
F14
0.1uF
VCCO_0_6
C135
G11
VCCO_0_7
0.1uF
C136
E21
VCCO_1_1
H18
0.1uF
VCCO_1_2
K21
C140
R_XCLR
VCCO_1_3
L16
0.1uF
R_SDI
VCCO_1_4
C141
P21
VCCO_1_5
0.1uF
R17
VCCO_1_6
V21
C142
0.1uF
VCCO_1_7
T12
C143
R_TOUT
VCCO_2_1
U9
0.1uF
R_TEVODIN
VCCO_2_2
C144
V15
VCCO_2_3
0.1uF
AA5
VCCO_2_4
AA9
C145
VCCO_2_5
AA13
0.1uF
R_D1[7]
VCCO_2_6
C146
AA18
R_XHS
VCCO_2_7
0.1uF
E2
C147
R_SCK
VCCO_3_1
0.1uF
H6
R_XVS
VCCO_3_2
J2
C148
R_XCE
VCCO_3_3
M7
0.1uF
R_D0[7]
VCCO_3_4
N2
C149
R_D0[9]
VCCO_3_5
R5
0.1uF
R_D1[9]
VCCO_3_6
C150
V2
R_D0[11]
VCCO_3_7
0.1uF
R_D0[10]
R_D1[10]
R_D0[8]
GND
BANK0 +1.8V
BANK3 +1.8V
A21
C1
R_D0[5]
IO_L03P_0
IO_L01N_3
A20
C2
R_D0[4]
IO_L03N_0/VREF_0_2
IO_L01P_3
A19
D1
G_TOUT
R_D1[2]
IO_L04N_0
IO_L04P_3
B19
D2
G_XCLR
R_D1[4]
IP1
IO_L02N_3/VREF_3_1
C19
D3
R_D1[8]
IO_L01P_0
IO_L02P_3
A18
E1
G_XHS
R_D0[0]
IO_L04P_0
IO_L04N_3
C18
E3
G_XVS
R_D1[5]
IO_L01N_0
IO_L03N_3
D18
E4
G_SDI
R_D1[11]
IP_L02P_0
IO_L03P_3
A17
F1
G_D0[7]
R_D1[3]
IO_L07P_0
IO_L07N_3
B17
F2
G_SCK
IP_L05P_0
IP5
C17
F3
G_XCE
R_D0[2]
IP_L05N_0
IO_L05P_3
D17
F4
G_TEVODIN
R_D1[0]
IP_L02N_0
IO_L05N_3
A16
F5
G_D1[9]
IO_L07N_0
IP6
C16
G1
G_D0[9]
R_D0[1]
IO_L06N_0
IO_L07P_3
D16
G3
G_D1[7]
IO_L06P_0
IP8
E16
G4
G_D1[11]
R_D0[3]
IO4
IO_L06P_3
F16
G5
R_D0[6]
IO6
IO_L06N_3
A15
G6
G_D0[11]
IO_L12P_0
IO_L08N_3/VREF_3_2
B15
G7
G_D0[10]
IO_L09N_0/VREF_0_3
IO_L08P_3
C15
H1
G_D0[6]
IO_L09P_0
IO_L11N_3
D15
H2
IP_L08P_0
IO_L10N_3
E15
H3
R_STRB_P
IP_L08N_0
IO_L10P_3
F15
H4
R_D1[1]
IO_L10P_0
IO_L09N_3
G15
H5
R_D1[6]
IO_L10N_0
IO_L09P_3
H15
H7
IO10
IP10
A14
J1
G_D1[10]
R_DCK_P
IO_L12N_0/VREF_0_1
IO_L11P_3
C14
J3
G_D1[6]
IO3
IO_L13N_3/VREF_3_3
G_D0[8]
D14
J5
IO_L11N_0
IO_L12P_3
E14
J6
G_D0[4]
IO_L11P_0
IO_L12N_3
G14
J7
IO_L13P_0
IP12
H14
J8
IO_L13N_0
IO_L14N_3
A13
K1
B_XCE
IP_L17P_0
IO_L16N_3
G_D1[8]
B13
K2
B_SDI
IO1
IP15
C13
K3
IP_L14P_0
IO_L13P_3
D13
K4
IP_L14N_0
IO_L15N_3
F13
K5
IO_L15P_0
IO_L15P_3
G13
K6
IO_L15N_0
IP16
H13
K7
IO_L16P_0
IO_L17P_3
J13
K8
IO_L16N_0
IO_L14P_3
A12
L1
B_XHS
IP_L17N_0
IO_L16P_3
B12
L3
CL104
0.6
B_XCLR
IO_L19P_0/GCLK6
IP18/VREF_3_4
C12
L5
G_D1[5]
B_XVS
IO_L19N_0/GCLK7
IO_L18N_3/LHCLK1
G_D1[4]
E12
L7
IO_L18N_0/GCLK5
IO_L17N_3
F12
L8
G_MCK
CL108
0.6
IO_L18P_0/GCLK4
IO_L19P_3/LHCLK2
G12
M8
CL109
0.6
IO8/VREF_0_7
IO_L19N_3/LHCLK3/IRDY2
H12
M1
CL105
0.6
B_D1[7]
IP_L20P_0/GCLK8
IO_L20P_3/LHCLK4/TRDY2
CL106
0.6
H11
M2
B_TEVODIN
IP_L20N_0/GCLK9
IP21
G_D1[2]
B11
M3
B_D0[7]
IO_L21N_0/GCLK11
IO_L21P_3/LHCLK6
C11
M4
CL107
0.6
B_TOUT
IO_L21P_0/GCLK10
IO_L21N_3/LHCLK7
D11
M5
G_D0[2]
CL110
0.6
IO_L22N_0
IO_L18P_3/LHCLK0
E11
M6
G_D0[5]
IO_L22P_0
IP22
F11
N1
B_D1[11]
IP_L23P_0
IO_L20N_3/LHCLK5
J11
N3
IO11
IP24
A10
N4
G_D0[0]
B_D0[11]
IO_L24P_0
IO_L24N_3/VREF_3_5
C10
N5
G_D1[0]
B_D0[9]
IO_L25P_0
IO_L24P_3
D10
N6
G_D1[3]
IO_L25N_0/VREF_0_5
IO_L22N_3
F10
N7
IP_L23N_0
IO_L22P_3
G10
N8
IP_L26P_0
IO_L23P_3
H10
P1
B_D1[10]
IO9
IO_L25P_3
A9
P2
G_D1[1]
B_D0[10]
IO_L24N_0
IO_L25N_3
B9
P3
G_STRB_P
B_SCK
IO_L28P_0
IP27
C9
P5
B_D1[9]
IO_L28N_0
IO_L27P_3
G_D0[3]
D9
P6
IO_L29P_0
IO_L27N_3
E9
P7
G_D0[1]
IO_L29N_0
IO_L26P_3
F9
P8
IO5
IO_L23N_3
G9
R1
B_D1[8]
IP_L26N_0
IO_L28P_3
H9
R2
B_D0[8]
IO_L27P_0
IO_L28N_3
G_DCK_P
A8
R3
B_D1[6]
IO_L30P_0
IO_L29N_3
B8
R4
B_D0[6]
IO_L30N_0
IO_L29P_3
C8
R6
IP_L31N_0
IO_L30P_3
D8
R7
IP_L31P_0
IO_L26N_3
F8
R8
IO_L32P_0
IP29
G8
T1
IO7
IP31
H8
T3
IO_L27N_0
IP32/VREF_3_6
A7
T4
B_D1[4]
IO_L33P_0
IO_L32N_3
C7
T5
B_D0[4]
IP_L34N_0
IO_L32P_3
D7
T6
IO_L36P_0
IO_L30N_3
E7
T7
IO_L36N_0
IP33
F7
U1
B_D0[2]
IO_L32N_0/VREF_0_6
IO_L31P_3
A6
U2
B_D1[2]
IO_L33N_0
IO_L31N_3
B6
U3
B_D0[5]
IO0
IO_L34P_3
C6
U4
B_D1[5]
IP_L34P_0
IO_L34N_3
D6
U5
IO_L38N_0/VREF_0_4
IP36
E6
V1
B_D1[3]
IP4
IO_L33P_3
A5
V3
B_D0[0]
IO_L35P_0
IO_L35P_3
C5
V4
B_D1[0]
IO2
IO_L35N_3
D5
W1
B_D0[1]
IO_L38P_0
IO_L33N_3
A4
W2
B_D1[1]
IO_L35N_0
IO_L36P_3
B4
W3
B_D0[3]
IO_L39N_0
IO_L36N_3/VREF_3_7
C4
W4
IO_L40P_0
IP39
A3
Y1
B_STRB_P
IP_L37N_0
IO_L37P_3
B3
Y2
IO_L39P_0
IO_L37N_3
A2
AA1
IP_L37P_0
IO_L38N_3
AA2
B_DCK_P
IO_L38P_3
IC101
(1/3)
XC3S1600E-4FGG484C
7-59

Advertisement

Table of Contents
loading

Table of Contents