Interrupt Register Descriptions - Silicon Laboratories C8051F330 Manual

Mixed-signal isp flash mcu
Hide thumbs Also See for C8051F330:
Table of Contents

Advertisement

9.3.5. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the
data sheet section associated with a particular on-chip peripheral for information regarding valid interrupt
conditions for the peripheral and the behavior of its interrupt-pending flag(s).
R/W
R/W
EA
ESPI0
Bit7
Bit6
Bit7:
EA: Enable All Interrupts.
This bit globally enables/disables all interrupts. It overrides the individual interrupt mask set-
tings.
0: Disable all interrupt sources.
1: Enable each interrupt according to its individual mask setting.
Bit6:
ESPI0: Enable Serial Peripheral Interface (SPI0) Interrupt.
This bit sets the masking of the SPI0 interrupts.
0: Disable all SPI0 interrupts.
1: Enable interrupt requests generated by SPI0.
Bit5:
ET2: Enable Timer 2 Interrupt.
This bit sets the masking of the Timer 2 interrupt.
0: Disable Timer 2 interrupt.
1: Enable interrupt requests generated by the TF2L or TF2H flags.
Bit4:
ES0: Enable UART0 Interrupt.
This bit sets the masking of the UART0 interrupt.
0: Disable UART0 interrupt.
1: Enable UART0 interrupt.
Bit3:
ET1: Enable Timer 1 Interrupt.
This bit sets the masking of the Timer 1 interrupt.
0: Disable all Timer 1 interrupt.
1: Enable interrupt requests generated by the TF1 flag.
Bit2:
EX1: Enable External Interrupt 1.
This bit sets the masking of External Interrupt 1.
0: Disable external interrupt 1.
1: Enable interrupt requests generated by the /INT1 input.
Bit1:
ET0: Enable Timer 0 Interrupt.
This bit sets the masking of the Timer 0 interrupt.
0: Disable all Timer 0 interrupt.
1: Enable interrupt requests generated by the TF0 flag.
Bit0:
EX0: Enable External Interrupt 0.
This bit sets the masking of External Interrupt 0.
0: Disable external interrupt 0.
1: Enable interrupt requests generated by the /INT0 input.
SFR Definition 9.7. IE: Interrupt Enable
R/W
R/W
R/W
ET2
ES0
ET1
Bit5
Bit4
Bit3
C8051F330/1/2/3/4/5
R/W
R/W
EX1
ET0
Bit2
Bit1
(bit addressable)
Rev. 1.7
R/W
Reset Value
EX0
00000000
Bit0
SFR Address:
0xA8
89

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the C8051F330 and is the answer not in the manual?

This manual is also suitable for:

C8051f331C8051f332C8051f333C8051f334C8051f335

Table of Contents