Table of Contents
Advertisement
Bytes Transferred
Buffer Full Count
Decoder Sync State Indicates whether the MPEG-2 transport layer has achieved its
Lost Sync Count
Packets Received
Non Video Packet
Unexpected
Fragments
Packet Ordering
Jitter Queue Status Status of the jitter Q. It is generally equal to the value of the Jitter
Audio Micro-code
Revision
Video Micro-code
Revision
FPGA Revision
CPLD Revision
PLX EEPROM
Revision
Status: Encoder Status
This menu allows users to view vital Encoder statistics. As you
Transmit State – Transmitting
does not happen check your VBrick's encoder configuration or network.
MPEG-2 Encoder Status
68
The number of receive bytes transferred.
The number of times the decoder buffer filled to capacity.
synchronization. Most likely indicates a configuration or network
problem.
The number of times the decoder has acquired synchronization with
the transport stream (see note under Unexpected Fragments).
The count of IP packets received.
The count of packets directed to this decoder, which are not part of
the video stream.
The number of mis-ordered packets received. Each appliance
maintains a statistical report on Unexpected Fragments received from
a particular video stream. Note: If multiple devices in the same unit
(i.e. decoder or hard disk) are tuned to the same stream, the
Unexpected Fragments count on Slot1 is used exclusively to report
statistical results.
Packet ordering status. Packet ordering is temporarily disabled under
conditions, such as the IP ID is not increasing or disabled, or the
access method does not support reordering. Packets arriving over
Ethernet can be reordered.
Queue of the decoder with the following exception: if a variable
transport (video, audio and idle frames included) rate stream is being
decoded then the jitter queue will be temporarily disabled. The Jitter
Queue will be re-enabled when the decoder senses that a video stream
of fixed rate transport is being received.
Revision of the audio microcode on the decoder chip.
Revision of the video microcode on the decoder chip.
Revision of the FPGA chip on the decoder daughter card.
Revision level of the CPLD on the decoder daughter card.
Revision level of the PLX EEPROM on the decoder daughter card.
and the
IP Bytes Transferred
you should see
Refresh
count should increment. If this
© 2009 VBrick Systems, Inc.
Advertisement
Table of Contents
