Added Wi-Fi/BT power consumption numbers Added note regarding the need for an external clock (pin 47) Updated antenna port information 10/06/11 Added Appendix A: Schematic Added SSD30AG/SSD40NBT Pin Comparison table Added BT/AUX antenna port note 10/27/11 Added PCM defaults. General edits including:...
2.4 GHz (802.11b and 802.11g) and 5 GHz (802.11a) operation is +/- 20 ppm. The SSD40NBT has its own RF shielding and does not require shielding provided by the host device into which it is installed in order to maintain compliance with applicable regulatory standards. As such, the device may be tested in a standalone configuration via an extender card.
Regulatory operational requirements are included with this document and may be incorporated into the operating manual of any device into which the SDC-SSD40NBT is installed. The SDC-SSD40NBT is designed for installation into mobile devices such as vehicle mount data terminals (which typically operate at distances greater than 20 cm from the human body) and portable devices such as handheld data terminals (which typically operate at distances less than 20 cm from the human body).
SSD40NBT Hardware Integration Guide, version 4.5 PECIFICATIONS Table 1: Specifications Feature Description 0.4mm pitch QFN (Quad Flat Pack, No Leads) Physical Interface 1-bit or 4-bit Secure Digital I/O Wi-Fi Interface Host Controller Interface (HCI) using High Speed UART Bluetooth Interface...
Page 7
SSD40NBT Hardware Integration Guide, version 4.5 Feature Description 1.0 g (0.04 oz.) Weight See the “Mounting” section for more information. Mounting Direct Sequence-Spread Spectrum (DSSS) Wi-Fi Media Complementary Code Keying (CCK) Orthogonal Frequency Divisional Multiplexing (OFDM) Frequency Hopping Spread Spectrum (FSSS)
Page 8
1 Mbps 17 dBm (50 mW) +/-2 dBm. 16 dBm (40 mW) 11 Mbps 802.11g Note: Laird 40 series radios 6 Mbps 15 dBm (32 mW) support a single spatial stream 13 dBm (20mW) 54 Mbps and 20 MHz channels only.
SSD40NBT Hardware Integration Guide, version 4.5 DC E ECOMMENDED PERATING ONDITIONS AND LECTRICAL HARACTERISTICS Table 2: Recommended Operating Conditions and DC Electrical Characteristics Symbol Parameter Unit DC Supply Voltage VDD_IO DC Supply Voltage (I/O) Low Level Input Voltage (VDDO = 3.3V) High Level Input Voltage (VDDO = 3.3V)
SSD40NBT Hardware Integration Guide, version 4.5 UART Timing Requirements Figure 3 displays UART timing. Figure 3: UART Timing Requirements Notes: The UART 4-wire interface supports Bluetooth 2.1 HCI Specification. PCM data frames are sent MSB first. Table 4: UART Timing Requirements...
Page 14
SSD40NBT Hardware Integration Guide, version 4.5 Frame Sync, Master Mode Figure 4: Short Frame Sync, Master Mode Table 5: Short Frame Sync, Master Mode Reference Description Min. Typ. Max. Unit PCM bit clock frequency 2048 PCM bit clock high time...
Page 15
SSD40NBT Hardware Integration Guide, version 4.5 Short Frame Sync, Slave Mode Figure 5: Short Frame Sync, Slave Mode Table 6: Short Frame Sync, Slave Mode Reference Description Min. Typ. Max. Unit PCM bit clock frequency 2048 PCM bit clock high time...
Page 16
SSD40NBT Hardware Integration Guide, version 4.5 Long Frame Sync, Master Mode Figure 6: Long Frame Sync, Master Mode Table 7: Long Frame Sync, Master Mode Reference Description Min. Typ. Max. Unit PCM bit clock frequency 2048 PCM bit clock high time...
Page 17
SSD40NBT Hardware Integration Guide, version 4.5 Long Frame Sync, Slave Mode Figure 7: Long Frame Sync, Slave Mode Table 8: Long Frame Sync, Slave Mode Reference Description Min. Typ. Max. Unit PCM bit clock frequency 2048 PCM bit clock high time...
SSD40NBT Hardware Integration Guide, version 4.5 Control Signal Timing Requirements Figure 4 displays Control Signal timing. Figure 8: Control Signal Timing WLAN = ON, Bluetooth = ON Note: This radio has an integrated power-on reset circuit that resets all circuits to a known power-on state.
SSD40NBT Hardware Integration Guide, version 4.5 Pin Definitions Bluetooth WLAN/Bluetooth WLAN Table 9: Pin Definitions Voltage Pin # Pin Name Description Reference Ground Ground Ground Ground Antenna 2 (Auxiliary) 50 ohm coplanar wave guide to antenna or antenna connector. ANT_2...
Page 20
Bluetooth Sleep mode settings. By default, the radio has “No Sleep Mode Set”. Host Wake-up Signal from the SDC-SSD40NBT to the host indicating that the radio requires attention. Asserted: Host device must wake-up or remain awake. Deasserted: Host device may sleep when sleep criteria are...
Page 21
VDDIO SDIO Command Ground 32k Ext Sleep Clock Note: The Broadcom BCM4329 (the core of the SSD40NBT) does CLK_32K not have an internal sleep clock. The SSD40NBT requires an external 32K sleep clock. Laird recommends the ECS-327KE or similar product.
Simply releasing SYS_RST_L and CHIP_PWD_L does not guarantee that the BCM4329 chip in the SSD40NBT module comes out of reset. Ensure that both VDD and VDDIO have been applied to the SSD40NBT for at least 110 ms before attempting to initiate SDIO communications. A slightly longer delay is better (safer).
Electrical Considerations Figure 9 is a section of the schematic for the MSD40NBT, a PCB module based on the SSD40NBT. Laird provides this for your reference only to aid you in integrating the SSD40NBT into your device. Appendix A: Schematic...
Page 24
SSD40NBT Hardware Integration Guide, version 4.5 Note: The 0 ohm resistors are optional and could be replaced by a chip ferrite bead, if desired. Americas: +1-800-492-2320 Option 2 Laird Technologies Europe: +44-1628-858-940 Hong Kong: +852-2923-0610 www.lairdtech.com/wireless...
SDIO host interface (1.8V or 3.3V typically, but it can be anything in between these values). Note: The SDIO host must wait a minimum of 110 ms before initiating access to the SDC-SSD40NBT after VDD ramps up and settles. Americas: +1-800-492-2320 Option 2...
When the BT radio is being used, the BT_RST_L line may be left floating (because there is a 10 K ohm pull-up resistor on this line inside the SSD40NBT SiP). If the BT_RST_L is coming from a GPIO from the host processor, then it may be easier (although not necessary) to assert a HIGH on this line, rather than making it an input.
The SDC-SSD40NBT is a Quad Flat pack with No Leads (QFN) System in Package (SiP). Laird has mounted this device to a PCB with a host and antenna connectors and markets that radio module as the SDC-MSD40NBT.
Reflow without removal has been successfully used to clear shorts found during x-ray inspection. Reflow: The SDC-SSD40NBT is RoHS compliant and as such is sensitive to heat. The below graphic details a typical profile for such and device and is provided for reference purposes.
RF L AYOUT ESIGN UIDELINES The following is a list of RF layout design guidelines and recommendation when installing a Laird radio into your device. Do not run antenna cables directly above or directly below the radio. Do not place any parts or run any high speed digital lines below the radio.
Hardware Integration Guide, version 4.5 EGULATORY Certified Antennas The SDC-SSD40NBT was tested to the regulatory standards defined in the “Certifications” section of the Specifications table above. Laird conducted these tests with the following antennas: Cisco AIR-ANT 4941 Form Factor: Whip ...
When integrating the SDC-SSD40NBT into a host device, the integrator must include specific information in the user’s guide for the device into which the SDC-SSD40NBT is integrated. The integrator must not provide information to the end user regarding how to install or remove this RF module in the user’s manual of the device into which the SDC-SSD40NBT is integrated.
You must place “Contains IC ID: 6616A-SDCSSD40NBT” on the host product in such a location that it can be seen by an operator at the time of purchase. User’s Guide Requirements (for Model # SDC-SSD40NBT) RF Radiation Hazard Warning To ensure compliance with FCC and Industry Canada RF exposure requirements, this device must be installed in a location where the antennas of the device will have a minimum distance of at least 20 cm from all persons.
The integrator must include specific information in the user’s guide for the device into which the SDC- SSD40NBT is integrated. In addition to the required FCC and IC statements outlined above, the following R&TTE statements must be added in their entirety and without modification into a prominent place in the user’s guide for the device into which the SDC-SSD40NBT is integrated:...
Page 34
SSD40NBT Hardware Integration Guide, version 4.5 [Name des Herstellers] [Gerätetyp] Deutsch Hiermit erklärt , dass sich das Gerät [German] Übereinstimmung mit den grundlegenden Anforderungen und den übrigen einschlägigen Bestimmungen der Richtlinie 1999/5/EG befindet. [tootja nimi = name of manufacturer] [seadme Eesti Käesolevaga kinnitab...
Page 35
SSD40NBT Hardware Integration Guide, version 4.5 Dyrektywy 1999/5/EC. [Nome do fabricante] [tipo de equipamento] Português declara que este está conforme com [Portuguese] os requisitos essenciais e outras disposições da Directiva 1999/5/CE. Slovensko [Ime proizvajalca] izjavlja, da je ta [tip opreme]...
SSD40NBT Hardware Integration Guide, version 4.5 SIG A LUETOOTH PPROVALS Subsystem Combinations This application note covers the procedure for generating a new Declaration ID for a Subsystem combination on the Bluetooth SIG website. In the instance of subsystems, a member can combine two or more subsystems to create a complete Bluetooth End Product solution.
Your new Design will be listed on the SIG website and you can print your Certificate and DoC. For further information please refer to the following training material: https://www.bluetooth.org/en-us/test-qualification/qualification-overview/listing-process-updates Additional Assistance Please contact your local sales representative or our support team for further assistance: Laird Technologies Connectivity Products Business Unit Support Centre: http://ews-support.lairdtech.com Email: wireless.support@lairdtech.com...
Hardware Integration Guide, version 4.5 A: S PPENDIX CHEMATIC Because the SDC-MSD40NBT is a PCB module that is based on the SDC-SSD40NBT, the following SDC- MSD40NBT schematic may be used as a reference. Figure 13: MSD40NBT Schematic Note: By default, R1 is populated (and R2 is not populated) on the MSD40NBT which connects VDDIO to the 3.3V rail.
Need help?
Do you have a question about the SSD40NBT and is the answer not in the manual?
Questions and answers