Jp4(A) Cmos Clear Jumper Setting - Cybernet IPC-R1ix User Manual

Fanless robust computing system with 4 pci/pcie slots, 3rd gen. intel core i7/ i5/ i3 mobile processor
Table of Contents

Advertisement

2.4.4 JP4(A) CMOS Clear Jumper Setting

1
25
2
26
MH1
S1
C7
C5
MH5
BZ1
MH2
3
MH7
1
1
6
MH4
2
1
L3
L4
8
R10
7
R9
U18U
U10
U9
U1
Setting
Description
1-3
Normal (Default)
2
72
74
1
71
73
2
72
74
1
71
73
MH9
52
51
MH10
1
2
CN7
5
5
4
MH8
U33
1
8
8
1
JP2
19
15
5
12
J3
L4
L3
L2
L1
R2
R10
R2
R1
R9
R1
14
U18U
14
19
20
39
U10
U13
U13
U5
U9
U5
U4
U1
U4
40
204
203
204
203
MH15
JP3
1
5
MH16
2
6
CN12
51
1
MH19
MH13
MH17
5
MH14
MH18
1
MH12
MH20
51
10
6
1
15
11
2
21
1
8
9
22
16
24
17
Setting
Description
3-5
Clear CMOS
GETTING TO KNOW YOUR IPC-R1ix
JP4
2
6
JP4
MH21
5
1
J4
MH22
B81
7
1
A82
CN16
B82
A81
7
1
CN17
7
1
CN18
7
1
CN19
A2
B2
B1
A1
MH23
MH24
4
25
22
1
2
3
1
5
4
1
32
3
4
54

Advertisement

Table of Contents
loading

Table of Contents