Download
Share
Print this page
  1. Manuals
  2. Brands
  3. Freescale Semiconductor Manuals
  4. Microcontrollers
  5. MCF5282
  6. User manual addendum

Freescale Semiconductor MCF5282 User Manual Addendum

Errata
Hide thumbs

Advertisement

Quick Links

Download this manual
Freescale Semiconductor
User's Manual Addendum
MCF5282 User's Manual Errata
by: Microcontroller Division
This errata document describes corrections to the
MCF5282 ColdFire Microcontroller User's Manual,
order number MCF5282UM. For convenience, the
addenda items are grouped by revision. Please check our
website at
http://www.freescale.com
updates.
© Freescale Semiconductor, Inc., 2007. All rights reserved.
for the latest

Table of Contents

1
Errata for Revision 2.3 .........................................2
2
Errata for Revision 2.1 & 2.2 ...............................5
3
Errata for Revision 2.0 .........................................6
4
Errata for Revision 1.0 .........................................7
5
Revision History ................................................16
MCF5282UMAD
Rev. 15, 05/2007

Advertisement

loading
Need help?

Need help?

Do you have a question about the MCF5282 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Related Manuals for Freescale Semiconductor MCF5282

Summary of Contents for Freescale Semiconductor MCF5282

  • Page 1: Table Of Contents

    MCF5282UM. For convenience, the Errata for Revision 2.0 .........6 addenda items are grouped by revision. Please check our Errata for Revision 1.0 .........7 website at http://www.freescale.com for the latest Revision History ..........16 updates. © Freescale Semiconductor, Inc., 2007. All rights reserved.

  • Page 2: Errata For Revision 2.3

    2 MFD sys max sys max Where f is the maximum system frequency for the particular MCF5282 device sys(max) (66MHz or 80MHz) Section 10.3.6/Page 10-11 Include the following text in the section description and as a note in Figure 10-9.
  • Page 3 Figure 17-26/Page 17-41 Change EMRBR register address from “IPSBAR + 0x11B8” to “IPSBAR + 0x1188”. Section 20.5.13/Page 20-12 Deleted reference to nonexistent CF bits in the figure and bit descriptions for the GPTFLG2 register. MCF5282 User’s Manual Errata, Rev. 15 Freescale Semiconductor...
  • Page 4 = +2.0mA” to “I = +5.0mA” Table 33-8/Page 33-7 In the PLL Electrical Specifications table, only specs for the 80MHz MCF5282 device were listed. Insert specs for the 66MHz device in the first 2 rows and also declare symbol , as shown below:...

  • Page 5: Errata For Revision 2.1 & 2.2

    --------------------------------------------- - f 2 MFD sys max sys max Where f is the maximum system frequency for the particular MCF5282 device sys(max) (66MHz or 80MHz) 10.3.2/10-8 Add the following note: ‘If an interrupt source is being masked in the interrupt controller mask register (IMR) or a module’s interrupt mask register while the interrupt mask in the...

  • Page 6: Errata For Revision 2.0

    Table 33-8/33-7 In the PLL Electrical Specifications table, only specs for the 80MHz MCF5282 device were listed. Insert specs for the 66MHz device in the first 2 rows and also declare symbol , as shown below:...

  • Page 7: Errata For Revision 1.0

    Add the following note to the SPV bit description: “The BDE bit in the second RAMBAR register must also be set to allow dual port access to the SRAM. For more information, see Section 8.4.2, ‘Memory Base Address Register (RAMBAR).’” MCF5282 User’s Manual Errata, Rev. 15 Freescale Semiconductor...
  • Page 8 0–6.” Figure 12-4/12-8 Change CSCRn to reflect that AA is set to ‘1’ at reset. 13.5/13-15 Remove final paragraph. The paragraph incorrectly states that the MCF5282 does not have a bus monitor. MCF5282 User’s Manual Errata, Rev. 15 Freescale Semiconductor...
  • Page 9 +85 ° ° MCF5281CVF80 MCF5281 RISC Microprocessor, 256 MAPBGA 80 MHz to +85 ° ° MCF5282CVF66 MCF5282 RISC Microprocessor, 256 MAPBGA 66.67 MHz -40 to +85 ° ° MCF5282CVF80 MCF5282 RISC Microprocessor, 256 MAPBGA 80 MHz to +85 Chapter 33 Delete references to ‘TA = TL to TH’.
  • Page 10 ACTV READ DACR[CASL] = 2 Figure 33-5. SDRAM Read Cycle Table 14-3/14-11 Change ‘Internal Pull-Up’ column to pull-up indications in the table below. Table 14-3. MCF5282 Signals and Pin Numbers Sorted by Function Pin Functions Internal Primary MAPBGA Pin Description...
  • Page 11 Errata for Revision 1.0 Table 14-3. MCF5282 Signals and Pin Numbers Sorted by Function (continued) Pin Functions Internal Primary MAPBGA Pin Description Pull-up Primary Secondary Tertiary XTAL — — Crystal drive — CLKOUT — — Clock out — Chip Configuration/Mode Selection CLKMOD0 —...
  • Page 12 Errata for Revision 1.0 Table 14-3. MCF5282 Signals and Pin Numbers Sorted by Function (continued) Pin Functions Internal Primary MAPBGA Pin Description Pull-up Primary Secondary Tertiary SIZ0 SYNCB Transfer size SYNCA Transfer start SYNCB Transfer in progress Chip Selects L16:L15:L14:L13...
  • Page 13 Errata for Revision 1.0 Table 14-3. MCF5282 Signals and Pin Numbers Sorted by Function (continued) Pin Functions Internal Primary MAPBGA Pin Description Pull-up Primary Secondary Tertiary FlexCAN CANRX PAS3 URXD2 FlexCAN Receive data — CANTX PAS2 UTXD2 FlexCAN Transmit data —...
  • Page 14 Errata for Revision 1.0 Table 14-3. MCF5282 Signals and Pin Numbers Sorted by Function (continued) Pin Functions Internal Primary MAPBGA Pin Description Pull-up Primary Secondary Tertiary DTOUT1 PTD2 URTS1/ U1/U0 Request to Send — URTS0 DTIN0 PTD1 UCTS1/ U1/U0 Clear to Send —...
  • Page 15 Errata for Revision 1.0 Table 14-3. MCF5282 Signals and Pin Numbers Sorted by Function (continued) Pin Functions Internal Primary MAPBGA Pin Description Pull-up Primary Secondary Tertiary AN52 PQA0 Analog channel 52 — AN53 PQA1 Analog channel 53 — AN55 PQA3...

  • Page 16: Revision History

    11/2003 • Added errata for PIT timer timeout equation. • Added I2CR write errata. • Added errata for ‘Internal Pull-Up’ column in ‘MCF5282 Signals and Pin Numbers Sorted by Function’ table. • Added errata for “SDRAM Read Cycle’ figure. • Added errata for Chapter 19. PIT1–PIT4 should be PIT0–PIT3.
  • Page 17 • Added DACRn[CBM] field description note. • Added FEC MIB counter memory map errata. • Added “Duplicate Frame Transmission” section to FEC chapter. • Added DMA SAA bit errata. • Added global IACK register space errata. MCF5282 User’s Manual Errata, Rev. 15 Freescale Semiconductor...
  • Page 18 P.O. Box 5405 application in which the failure of the Freescale Semiconductor product could Denver, Colorado 80217 create a situation where personal injury or death may occur. Should Buyer...