Table of contents
Table 16-5
Portion of the process image transfer time, CPU 417-4H........................................................ 264
Table 16-6
Extension of the cycle time ....................................................................................................... 264
Table 16-7
Operating system execution time at the scan cycle checkpoint ............................................... 265
Table 16-8
Cycle time extension due to nested interrupts .......................................................................... 265
Table 16-9
Direct access of the CPUs to I/O modules................................................................................ 275
Table 16-10
Direct access of the CPUs to I/O modules in the expansion unit with local link ....................... 275
Table 16-11
Direct access of the CPUs to I/O modules in the expansion unit with remote link ................... 276
Table 16-12
Example of calculating the reaction time .................................................................................. 277
Table 16-13
Process and interrupt reaction times; maximum interrupt reaction time without
communication .......................................................................................................................... 281
Table 16-14
Reproducibility of time-delay and cyclic interrupts of the CPUs ............................................... 284
Table 17-1
Runtimes of the blocks for redundant I/Os................................................................................ 310
Figures
Overview ..................................................................................................................................... 26
Hardware installation................................................................................................................... 36
Jack ............................................................................................................................................. 43
Design of the memory card ......................................................................................................... 54
Diagnostics with CPU 41xH ........................................................................................................ 70
DP slave properties..................................................................................................................... 77
Update sequence ........................................................................................................................ 97
10
System Manual, 09/2007, A5E00267695-03