Reset Button; Power Button - Supermicro X10DRG-O+-CPU User Manual

Server motherboards
Table of Contents

Advertisement

Reset Button

The Reset Button connection is located on pins
3 and 4 of JF1. Attach it to a hardware reset
switch on the computer case. Refer to the table
on the right for pin defi nitions.

Power Button

The Power Button connection is located on pins
1 and 2 of JF1. Momentarily contacting both pins
will power on/off the system. This button can also
be confi gured to function as a suspend button
(with a setting in the BIOS - See Chapter 4). To
turn off the power when the system is in suspend
mode, press the button for 4 seconds or longer.
Refer to the table on the right for pin defi nitions.
JPW22
JPW21
USB2/3
CLOSE 1st
JPB1
J1
CPU2
JPME2
JBR1
JWD1
OPEN 1st
JSPK1
JF1
1
JF1
PWR
PS
UID
NIC
NIC
HDD
PWR
ON
RST
FAIL
LED
2
1
LED
LED
NMI
IPMI_LAN
USB5/6(3.0)
VGA
LAN2 LAN1
BMC
LAN
CTRL
JPW23
PCH
JBT1
BT1
1
X10DRG-O+-CPU
REV: 1.00
BAR CODE
1G/10G MAC CODE
BIOS LICENSE
IPMI CODE
10G SAN MAC
CLOSE 1st
CPU1
OPEN 1st
JPP2
JITP1
JPP1
2-25
Chapter 2: Installation
Reset Button
Pin Defi nitions (JF1)
Pin#
Defi nition
3
Reset
4
Ground
Power Button
Pin Defi nitions (JF1)
Pin#
Defi nition
1
Signal
2
Ground
1
2
2
Ground
Power Button
PWR
1
Ground
Reset Button
Reset
Power Fail LED
UID LED
NIC2 Link LED
NIC1 Link LED
HDD LED
PWR LED
X
NMI
JPW24
19
20
1. Reset Button
JPW5
2. PWR Button
I-SGPIO2
I-SGPIO1
LD1
LD2
3.3V
OH/Fan Fail LED
NIC2 Activity LED
NIC1 Activity LED
ID_UID_SW/3/3V Stby
3.3V
X
Ground

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

X10drg-ot+-cpuX10drg-o-pcie

Table of Contents