Yamaha CS1D Service Manual page 146

Hide thumbs Also See for CS1D:
Table of Contents

Advertisement

CS1D
MT CONTROL I/O
PNC2
BUFFER
137
XTAL
(7.16MHz)
(24.576MHz)
(22.5792MHz)
PLL
for CLOCK
GENERATION
CPU
(DIR2 X2)
(METER)
SH7042A
IC1
PLL
for VALID
DETECTION
(DIR2 X1)
RESET IC
OR
BUFFER &
TRANSCEIVER
/CS
FS,etc.
XTAL
PLD
XTAL
(FPGA)
Address decoder
I/O port
Clock system
WC
FS,etc.
LOCK
WC
LOCK
METER DATA
LED DRIVE CIRCUIT
for METER
SRAM
FLASH
MEMORY
RESET
AUDIO
AUDIO
AUDIO
FS,etc.
DSP BLOCK
(SEE PAGE 209)
AUDIO
AUDIO
FS,etc.
PORT(STATUS)
AUDIO
AUDIO
WC
FS,etc.
RESET
FS,etc.
PORT
PORT
BUFFER &
PORT
TRANSCEIVER
METER DATA
METER DATA
LE
MTCPU
(BOTTOM ASSY LEFT)
MB21
WC
A
MB22
A
ADA-2
MO1-2
MO2-2
MT1
MT2
LE
KEC-92540-13
2

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents